On maximum current estimation in CMOS digital circuits

被引：0

作者：

Ciuplys, D ^{[1
]}

Larsson-Edefors, P ^{[1
]}

机构：

[1] Chalmers, Dept Comp Engn, SE-41296 Gothenburg, Sweden

来源：

17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年

关键词：

D O I：

10.1109/ICVD.2004.1260997

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We show the importance of accounting for supply currents on the quiet power terminal when analyzing impact of peak currents on power distribution network. The quiet power terminal is defined for any signal transition in the CMOS inverter as the contact point opposite to the (dis)charging terminal. We investigate the current dynamics on these supposedly quiet contact points, and describe their dependencies on output load and input transition times. We furthermore propose triangular model representations for the quiet terminal current and its slope; the latter necessary to enable L (.) dI/dt prediction.

引用

页码：658 / 661

页数：4

共 50 条

[31] Dynamic Current Reduction of CMOS Digital Circuits through Design and Process Optimization
Innocenti, J.
Welter, L.
Borrel, N.
Julien, F.
Portal, J. M.
Sonzogni, J.
Lopez, L.
Masson, P.
Niel, S.
Dreux, P.
Castellan, J.
PROCEEDINGS 2015 25TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2015, : 77 - 81
[32] Current Consumption and Power Integrity of CMOS Digital Circuits Under NBTI Wearout
J. M. Ruiz
R. Fernández-Garcia
I. Gil
M. Morata
Journal of Electronic Testing, 2012, 28 : 865 - 868
[33] Digital neurons and arithmetic CMOS circuits
Pedroni, VA
IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 1321 - 1327
[34] NOISE IN DIGITAL DYNAMIC CMOS CIRCUITS
LARSSON, P
SVENSSON, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 655 - 662
[35] Maximum power-up current estimation of power-gated circuits
Luo, ZY
Xu, YJ
Han, YH
Li, XE
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1243 - 1246
[36] Estimation of maximum power for CMOS combinational circuits using tabu-hierarchy genetic algorithm
Zhang, XL
Yu, JB
Li, SY
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1161 - 1164
[37] Accurate power estimation for CMOS circuits
Shiue, WT
IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833
[38] Peak power estimation for CMOS circuits
Kuang, JS
Niu, XY
He, HZ
Min, YH
7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: COMMUNICATION, CONTROL, SIGNAL AND OPTICS, TECHNOLOGIES AND APPLICATIONS, 2003, : 322 - 325
[39] Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling
Mukhopadhyay, S
Raychowdhury, A
Roy, K
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 169 - 174
[40] CURRENT TESTING IN DYNAMIC CMOS CIRCUITS
FIGUERAS, J
RENOVELL, M
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (01): : 127 - 131

← 1 2 3 4 5 →