On maximum current estimation in CMOS digital circuits

被引：0
|
作者：
Ciuplys, D [1 ]
Larsson-Edefors, P [1 ]
机构：
[1] Chalmers, Dept Comp Engn, SE-41296 Gothenburg, Sweden
来源：
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词：
D O I：
10.1109/ICVD.2004.1260997
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We show the importance of accounting for supply currents on the quiet power terminal when analyzing impact of peak currents on power distribution network. The quiet power terminal is defined for any signal transition in the CMOS inverter as the contact point opposite to the (dis)charging terminal. We investigate the current dynamics on these supposedly quiet contact points, and describe their dependencies on output load and input transition times. We furthermore propose triangular model representations for the quiet terminal current and its slope; the latter necessary to enable L (.) dI/dt prediction.
引用
收藏
页码：658 / 661
页数：4
相关论文
共 50 条
  • [21] QUIESCENT CURRENT SENSOR CIRCUITS IN DIGITAL VLSI CMOS TESTING
    RUBIO, A
    FIGUERAS, J
    SEGURA, J
    ELECTRONICS LETTERS, 1990, 26 (15) : 1204 - 1206
  • [22] Average and Maximum Power Consumption of Digital CMOS Circuits Using Logic Pictures
    Fouda, M. F.
    Abdelhalim, M. B.
    Amer, H. H.
    2009 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES 2009), 2009, : 225 - +
  • [23] PATTERN INDEPENDENT MAXIMUM CURRENT ESTIMATION IN POWER AND GROUND BUSES OF CMOS VLSI CIRCUITS - ALGORITHMS, SIGNAL CORRELATIONS, AND THEIR RESOLUTION
    KRIPLANI, H
    NAJM, FN
    HAJJ, IN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) : 998 - 1012
  • [24] Vector generation for maximum instantaneous current through supply lines for CMOS circuits
    Krstic, A
    Cheng, KTT
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 383 - 388
  • [25] Least-square estimation of average power in digital CMOS circuits
    Murugavel, AK
    Ranganathan, N
    Chandramouli, R
    Chavali, S
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (01) : 55 - 58
  • [26] Average power in digital CMOS circuits using least square estimation
    Murugavel, AK
    Ranganathan, N
    Chandramouli, R
    Chavali, S
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 215 - 220
  • [27] Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL
    Chereja, Verginia-Iulia-Maria
    Potarniche, Adriana-Ioana
    Ranga, Sergiu-Alex
    Kirei, Botond Sandor
    Topa, Marina Dana
    2018 13TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC), 2018, : 63 - 66
  • [28] Logic-level fast current simulation for digital CMOS circuits
    de Clavijo, PR
    Juan-Chico, J
    Díaz, MJB
    Millán-Calderón, A
    Martos, DG
    Ostúa, E
    Viejo, J
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 425 - +
  • [29] Simplified current and delay models for deep submicron CMOS digital circuits
    Mansour, MM
    Shanbhag, NR
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 109 - 112
  • [30] Current Consumption and Power Integrity of CMOS Digital Circuits Under NBTI Wearout
    Ruiz, J. M.
    Fernandez-Garcia, R.
    Gil, I.
    Morata, M.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (06): : 865 - 868
12345