On maximum current estimation in CMOS digital circuits

被引：0

作者：

Ciuplys, D ^{[1
]}

Larsson-Edefors, P ^{[1
]}

机构：

[1] Chalmers, Dept Comp Engn, SE-41296 Gothenburg, Sweden

来源：

17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年

关键词：

D O I：

10.1109/ICVD.2004.1260997

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We show the importance of accounting for supply currents on the quiet power terminal when analyzing impact of peak currents on power distribution network. The quiet power terminal is defined for any signal transition in the CMOS inverter as the contact point opposite to the (dis)charging terminal. We investigate the current dynamics on these supposedly quiet contact points, and describe their dependencies on output load and input transition times. We furthermore propose triangular model representations for the quiet terminal current and its slope; the latter necessary to enable L (.) dI/dt prediction.

引用

页码：658 / 661

页数：4

共 50 条

[1] Exact and approximate estimation for maximum instantaneous current of CMOS circuits
Jiang, YM
Cheng, KT
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 698 - 702
[2] Maximum power-up current estimation in combinational CMOS circuits
Sagahyroon, Assim
Aloul, Fadi
CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 70 - 73
[3] Estimation for maximum instantaneous current through supply lines for CMOS circuits
Jiang, YM
Krstic, A
Cheng, KT
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) : 61 - 73
[4] Accurate Logic-Level Current Estimation for Digital CMOS Circuits
Ruiz-de-Clavijo, P.
Juan-Chico, J.
Bellido, M. J.
Millan, A.
Guerrero, D.
Ostua, E.
Viejo, J.
JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (01) : 87 - 94
[5] Maximum leakage power estimation for CMOS circuits
Bobba, S
Hajj, IN
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
[6] Novel ATPG approach to maximum power estimation of CMOS circuits
Luo, Zu-Ying
Min, Ying-Hua
Yang, Shi-Yuan
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2001, 38 (12):
[7] Estimation of the weighted maximum switching activity in combinational CMOS circuits
Aloul, Fadi A.
Sagahyroon, Assim
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2929 - +
[8] Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits
Butzen, Paulo F.
da Rosa, Leomar S., Jr.
Chiappetta Filho, Erasmo J. D.
Reis, Andre I.
Ribas, Renato P.
MICROELECTRONICS JOURNAL, 2010, 41 (04) : 247 - 255
[9] Estimation of maximum switching activity in digital VLSI circuits
Bobba, S
Hajj, IN
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1130 - 1133
[10] Average leakage current estimation of CMOS logic circuits
de Gyvez, JP
van de Wetering, E
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 375 - 379

← 1 2 3 4 5 →