On Heuristics for Seeding the Initial Population of Cartesian Genetic Programming Applied to Combinational Logic Circuits

被引:4
|
作者
Manfrini, Francisco A. L. [1 ,2 ]
Bernardino, Heder S. [1 ]
Barbosa, Helio J. C. [1 ,3 ]
机构
[1] Univ Fed Juiz de Fora, Juiz de Fora, MG, Brazil
[2] IFET, Juiz De Fora, MG, Brazil
[3] LNCC, Petropolis, RJ, Brazil
来源
PROCEEDINGS OF THE 2016 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE (GECCO'16 COMPANION) | 2016年
关键词
Cartesian Genetic Programming; population seeding; combinational logic circuits;
D O I
10.1145/2908961.2909031
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of circuits is an important research field and the corresponding optimization problems are complex and computationally expensive. Here, a Cartesian Genetic Programming (CGP) technique was used to design combinational logic circuits. Several configurations were tested for seeding the initial population. First, the number of rows, columns, and levels-back were varied. In addition, the initial population was generated using only NAND gates. These configurations were compared with results from the literature in four benchmark circuits, where in all instances it was possible to find that some seeding configurations contributed beneficially to the evolutionary process, allowing CGP to find a solution employing a lower number of fitness evaluations. Finally, the variation of the number of nodes of the individuals during the search was also analyzed and the results showed that there is a correlation between the topology of the initial population and the region of the search space which is explored.
引用
收藏
页码:105 / 106
页数:2
相关论文
共 11 条
  • [1] Cartesian Genetic Programming with Guided and Single Active Mutations for Designing Combinational Logic Circuits
    da Silva, Jose Eduardo H.
    de Souza, Lucas A. M.
    Bernardino, Heder S.
    MACHINE LEARNING, OPTIMIZATION, AND DATA SCIENCE, 2019, 11943 : 396 - 408
  • [2] Designing Combinational Circuits Using a Multi-objective Cartesian Genetic Programming with Adaptive Population Size
    Lima, Leandro S.
    Bernardino, Heder S.
    Barbosa, Helio J. C.
    MACHINE LEARNING, OPTIMIZATION, AND DATA SCIENCE, 2019, 11943 : 592 - 604
  • [3] Comparative study of serial and parallel heuristics used to design combinational logic circuits
    Alba, Enrique
    Luque, Gabriel
    Coello Coello, Carlos A.
    Hernandez Lunat, Erika
    OPTIMIZATION METHODS & SOFTWARE, 2007, 22 (03): : 485 - 509
  • [4] Approximation of Digital Circuits Using Cartesian Genetic Programming
    Babu, Kagana Sarath
    Balaji, N.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 381 - 386
  • [5] CGACLC: Improving Genetic Algorithm through Clustering for Designing of Combinational Logic Circuits
    Alidousti, Zahra
    Basiri, Mohammad Ehsan
    2017 3RD INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION AND IMAGE ANALYSIS (IPRIA), 2017, : 44 - 49
  • [6] Genetic Algorithm Based Design of Combinational Logic Circuits using Reed Muller blocks
    Vijayakumari, C. K.
    Mythili, P.
    James, Rekha K.
    WORLD CONGRESS ON ENGINEERING, WCE 2015, VOL I, 2015, : 178 - 183
  • [7] Phenotypic Duplication and Inversion in Cartesian Genetic Programming applied to Boolean Function Learning
    Kalkreuth, Roman
    PROCEEDINGS OF THE 2022 GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE COMPANION, GECCO 2022, 2022, : 566 - 569
  • [8] Accuracy and Size Trade-off of a Cartesian Genetic Programming Flow for Logic Optimization
    Berndt, Augusto
    De Abreu, Brunno A.
    Campos, Isac S.
    Lima, Bryan
    Grellert, Mateus
    Carvalho, Jonata T.
    Meinhardt, Cristina
    34TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2021), 2021,
  • [9] Unlocking approximation for in-memory computing with Cartesian genetic programming and computer algebra for arithmetic circuits
    Froehlich, Saman
    Drechsler, Rolf
    IT-INFORMATION TECHNOLOGY, 2022, 64 (03): : 99 - 107
  • [10] On-chip evolution of combinational logic circuits using an improved genetic-simulated annealing algorithm
    Shang, Qianyi
    Chen, Lijun
    Peng, Peng
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2020, 32 (23):