An efficient multi-level trace toolkit for multi-threaded applications

被引:0
作者
Danjean, V [1 ]
Namyst, R [1 ]
Wacrenier, PA [1 ]
机构
[1] Univ Bordeaux 1, INRIA Futurs, LaBRI, F-33405 Talence, France
来源
EURO-PAR 2005 PARALLEL PROCESSING, PROCEEDINGS | 2005年 / 3648卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Nowadays, observing and understanding the behavior and performance of a multi-threaded application is a nontrivial task, especially within a complex multi-threaded environment such as a multi-level thread scheduler. In this paper, we present a trace toolkit that allows programmers to precisely analyze the behavior of a multi-threaded application. Running an application through this toolkit generates several traces which are merged and analyzed offline. The resulting super-trace contains not only classical information but also detailed informations about thread scheduling at multiple levels.
引用
收藏
页码:166 / 175
页数:10
相关论文
共 50 条
  • [41] SAC—A Functional Array Language for Efficient Multi-threaded Execution
    Clemens Grelck
    Sven-Bodo Scholz
    International Journal of Parallel Programming, 2006, 34 : 383 - 427
  • [42] SniP: An Efficient Stack Tracing Framework for Multi-threaded Programs
    Arun, K. P.
    Kumar, Saurabh
    Mishra, Debadatta
    Panda, Biswabandan
    2022 MINING SOFTWARE REPOSITORIES CONFERENCE (MSR 2022), 2022, : 408 - 412
  • [43] Layered, multi-threaded, high-level performance design
    Cassidy, AS
    Paul, JM
    Thomas, DE
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 954 - 959
  • [44] Efficient Predictive Analysis for Detecting Nondeterminism in Multi-Threaded Programs
    Sinha, Arnab
    Malik, Sharad
    Gupta, Aarti
    PROCEEDINGS OF THE 12TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2012), 2012, : 6 - 15
  • [45] Performance and energy metrics for multi-threaded applications on DVFS processors
    Rauber, Thomas
    Ruenger, Gudula
    Stachowski, Matthias
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2018, 17 : 55 - 68
  • [46] Dynamic instruction scheduling in a trace-based multi-threaded architecture
    Rounce, Peter A.
    De Souza, Alberto F.
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (02) : 184 - 205
  • [47] Dynamic Instruction Scheduling in a Trace-based Multi-threaded Architecture
    Peter A. Rounce
    Alberto F. De Souza
    International Journal of Parallel Programming, 2008, 36 : 184 - 205
  • [48] Automatic and efficient false sharing avoider for multi-threaded programs
    Zheng, Dongying
    ICIC Express Letters, Part B: Applications, 2016, 7 (11): : 2405 - 2410
  • [49] EASY: Efficient Arbiter SYnthesis from Multi-threaded Code
    Cheng, Jianyi
    Fleming, Shane T.
    Chen, Yu Ting
    Anderson, Jason H.
    Constantinides, George A.
    PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, : 142 - 151
  • [50] A scalability prediction approach for multi-threaded applications on manycore processors
    Bai, Xiuxiu
    Wang, Endong
    Dong, Xiaoshe
    Zhang, Xingjun
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (11) : 4072 - 4094