Temperature- and Bus Traffic-aware Data Placement in 3D-Stacked Cache

被引：0

作者：

Lee, Seunghan ^{[1
]}

Kang, Kyungsu ^{[1
]}

Kyung, Chong-Min ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Div Elect Engn, Dept Elect Engn & Comp Sci, Taejon, South Korea

来源：

PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP | 2010年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As technology scales, increasing capacity of cache memory leads to increase in leakage power dissipation, especially in three-dimensional (3D) IC with high thermal density. In this paper, we explore how cache data can be mapped on a multi-processor architecture in 3D IC to minimize energy consumption with considering temperature distribution and bus traffic congestion. Simulation results based on ILP (Integer Linear Programming) formulation show that the proposed cache data mapping approach achieves up to 30.7% energy reduction compared to the case of considering temperature distribution only.

引用

页码：352 / 357

页数：6

共 50 条

[31] Temperature-Aware Runtime Power Management for Chip-Multiprocessors with 3-D Stacked Cache
Kang, Kyungsu
De Micheli, Giovanni
Lee, Seunghan
Kyung, Chong-Min
PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 163 - +
[32] Stress-Aware Performance Evaluation of 3D-Stacked Wide I/O DRAMs
Li, Tengtao
Sapatnekar, Sachin S.
2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 645 - 650
[33] Thermal-aware Memory System Synthesis for MPSoCs with 3D-stacked Hybrid Memories
Liu, Chia-Yin
Chen, Yi-Jung
Hariyama, Masanori
PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), 2020, : 546 - 553
[34] Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM
Korikawa, Tomohiro
Kawabata, Akio
He, Fujun
Oki, Eiji
IEEE ACCESS, 2020, 8 : 59290 - 59304
[35] Floorplanning 1024 Cores in a 3D-Stacked Network-on-Chip with Thermal-Aware Redistribution
Chien, Jui-Hung
Lung, Chiao-Ling
Hsu, Chin-Chi
Chou, Yung-Fa
Kwai, Ding-Ming
2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
[36] Joint Availability- and Traffic-aware Placement of Parallelized Service Chain in NFV-enabled Data Center
Wang, Meng
Cheng, Bo
Chen, Junliang
2020 IEEE 13TH INTERNATIONAL CONFERENCE ON WEB SERVICES (ICWS 2020), 2020, : 216 - 223
[37] Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs
Sun, Guangyu
Yang, Huazhong
Xie, Yuan
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (02)
[38] Towards Near-Data Processing of Compare Operations in 3D-Stacked Memory
Das, Palash
Kapoor, Hemangee K.
PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 243 - 248
[39] Thermal/Traffic-aware 3D Network-on-Chip (NoC) Designs
Wu, An-Yeu
NINTH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2016, 2016, : 1 - 2
[40] Packet Processing Architecture with Off-Chip Last Level Cache Using Interleaved 3D-Stacked DRAM
Korikawa, Tomohiro
Kawabata, Akio
He, Fujun
Oki, Eiji
IEICE TRANSACTIONS ON COMMUNICATIONS, 2021, E104B (02) : 149 - 157

← 1 2 3 4 5 →