An algorithm for nanopipelining of RTD-based circuits and architectures

被引:10
作者
Gupta, P [1 ]
Jha, NK [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
基金
美国国家科学基金会;
关键词
nanopipelining; nanotechnology; resonant-tunneling diodes (RTDs); RTD-based circuits and architectures;
D O I
10.1109/TNANO.2004.842069
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, an algorithm to postprocess a register-transfer-level architecture to enable gate-level pipelining or nanopipelining is presented. Nanopipelining is well suited for the nanotechnology based on resonant-tunneling diodes (RTDs) and offers the opportunity to obtain massive throughput and, therefore, has applications in data-intensive algorithms such as digital signal processing. Since RTDs are a self-latching nanoscale device, nanopipelining is an implicit property that should be exploited for this technology. This study explores and addresses the benefits of nanopipelining and presents an algorithm for architectural nanopipelining.
引用
收藏
页码:159 / 167
页数:9
相关论文
共 24 条
  • [1] [Anonymous], SEMICONDUCTOR IND AS
  • [2] A monolithic 4-bit 2-Gsps resonant tunneling analog-to-digital converter
    Broekaert, TPE
    Brar, B
    van der Wagt, JPA
    Seabaugh, AC
    Morris, FJ
    Moise, TS
    Beam, EA
    Frazier, GA
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (09) : 1342 - 1349
  • [4] Ciminiera L., 1985, Proceedings of 7th Symposium on Computer Arithmetic (Cat. No. 85CH2146-9), P28
  • [5] Dadda L., 1985, Proceedings of 7th Symposium on Computer Arithmetic (Cat. No. 85CH2146-9), P57
  • [6] Aspects of systems and circuits for nanoelectronics
    Goser, KF
    Pacha, C
    Kanstein, A
    Rossmann, ML
    [J]. PROCEEDINGS OF THE IEEE, 1997, 85 (04) : 558 - 573
  • [7] An automatic test pattern generation framework for combinational threshold logic networks
    Gupta, P
    Zhang, R
    Jha, NK
    [J]. IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 540 - 543
  • [8] MINIMIZING THE NUMBER OF DELAY BUFFERS IN THE SYNCHRONIZATION OF PIPELINED SYSTEMS
    HU, XB
    BASS, SC
    HARBER, RG
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (12) : 1441 - 1449
  • [9] Kohavi Z, 1978, SWITCHING FINITE AUT
  • [10] LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032