共 6 条
[1]
Study of warpage due to P-V-T-C relation of EMC in IC packaging
[J].
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES,
2004, 27 (02)
:291-295
[2]
Warpage in plastic packages: Effects of process conditions, geometry and materials
[J].
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING,
2003, 26 (03)
:245-252
[3]
A performance and manufacturability evaluation of bump chip carrier packages
[J].
IEEE TRANSACTIONS ON ADVANCED PACKAGING,
2004, 27 (01)
:151-157
[4]
MITOMA S, 2006, J JPN I ELECT PACKAG, V9, P57
[5]
High reliability, high density, low cost packaging systems for matrix systems for matrix BGA and CSP by vacuum printing encapsulation systems (VPES)
[J].
IEEE TRANSACTIONS ON ADVANCED PACKAGING,
1999, 22 (03)
:391-397
[6]
Ribbed package geometry for reducing thermal warpage and wire sweep during PBGA encapsulation
[J].
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES,
2000, 23 (04)
:700-706