Low-cost vacuum molding process for BGA using a large area substrate

被引:5
作者
Onodera, Masanori [1 ]
Meguro, Kouichi [1 ]
Tanaka, Junji [1 ]
Shinma, Yasuhiro [1 ]
Taya, Koji [1 ]
Kasai, Junichi [1 ]
机构
[1] Spans Japan Ltd, Kanagawa 2100024, Japan
来源
IEEE TRANSACTIONS ON ADVANCED PACKAGING | 2007年 / 30卷 / 04期
关键词
ball grid array (BGA); compression molding; large area substrate; transfer molding; wire sweep;
D O I
10.1109/TADVP.2007.906237
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
We have developed a new ball grid array vacuum molding process using a large area substrate, called vacuum dip compression molding (VDCM), with the aim of reducing the substrate molding cost. The VDCM method imposes less of a burden on the environment because it enables efficient use of the substrate area for packaging, increasing the proportion of the effective area on the substrate. In contrast to the transfer molding method, VDCM does not generate cull or runner waste. VDCM also has the advantage of reducing the thickness of the mold resin. It can mold packages with various thicknesses using a single mold. Using VDCM equipment, we conducted a basic evaluation of molding performance. It was confirmed that no significant wire sweep occurred even when the wire length exceeded 3 mm, indicating that VDCM is less prone to wire sweep compared to transfer molding. The prototyped fine pitch ball grid arrays had a satisfactory level of moisture sensitivity.
引用
收藏
页码:674 / 680
页数:7
相关论文
共 6 条
[1]   Study of warpage due to P-V-T-C relation of EMC in IC packaging [J].
Hong, LC ;
Hwang, SJ .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (02) :291-295
[2]   Warpage in plastic packages: Effects of process conditions, geometry and materials [J].
Kong, JWY ;
Kim, JK ;
Yuen, MMF .
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2003, 26 (03) :245-252
[3]   A performance and manufacturability evaluation of bump chip carrier packages [J].
Mercado, LL ;
Sarihan, V ;
Fiorenzo, R .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (01) :151-157
[4]  
MITOMA S, 2006, J JPN I ELECT PACKAG, V9, P57
[5]   High reliability, high density, low cost packaging systems for matrix systems for matrix BGA and CSP by vacuum printing encapsulation systems (VPES) [J].
Okuno, A ;
Fujita, N ;
Ishikawa, Y .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 1999, 22 (03) :391-397
[6]   Ribbed package geometry for reducing thermal warpage and wire sweep during PBGA encapsulation [J].
Yang, SY ;
Jiang, SC ;
Lu, WS .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2000, 23 (04) :700-706