Error moderation in low-cost machine-learning-based analog/RF testing

被引:92
作者
Stratigopoulos, Haralarnpos-G. [1 ]
Makris, Yiorgos [2 ,3 ]
机构
[1] TIME Lab, CNRS, F-38031 Grenoble, France
[2] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
[3] Yale Univ, Dept Comp Sci, New Haven, CT 06520 USA
关键词
alternate testing; analog circuits; circuit testing; machine learning; RF circuits;
D O I
10.1109/TCAD.2007.907232
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Machine-learning-based test methods for analog/RF devices have been the subject of intense investigation over the last decade. However, despite the significant cost benefits that these methods promise, they have seen a limited success in replacing the traditional specification testing, mainly due to the incurred test error which, albeit small, cannot meet industrial standards. To address this problem, we introduce a neural system that is trained not only to predict the pass/fail labels of devices based on a set of low-cost measurements, as aimed by the previous machine-learning-based test methods, but also to assess the confidence in this prediction. Devices for which this confidence is insufficient are then retested through the more expensive specification testing in order to reach an accurate test decision. Thus, this two-tier test approach sustains the high accuracy of specification testing while leveraging the low cost of machine-learning-based testing. In addition, by varying the desired level of confidence, it enables the exploration of the tradeoff between test cost and test accuracy and facilitates the development of cost-effective test plans. We discuss the structure and the training. algorithm of an ontogenic neural network which is embodied in the neural system in the first tier, as well as the extraction of appropriate measurements such that only a small fraction of devices are funneled to the second tier. The proposed test-error-moderation method is demonstrated on a switched-capacitor filter and an ultrahigh-frequency receiver front end.
引用
收藏
页码:339 / 351
页数:13
相关论文
共 42 条
[1]  
Akbay SS, 2005, IEEE VLSI TEST SYMP, P243
[2]   Low-cost test of embedded RF/analog/mixed signal circuits in SOPs [J].
Akbay, SS ;
Halder, A ;
Chatterjee, A ;
Keezer, D .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2004, 27 (02) :352-363
[3]   Feature extraction based built-in alternate test of RF components using a noise reference [J].
Akbay, SS ;
Chatterjee, A .
22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, :273-278
[4]  
AKBAY SS, 2006, P IEEE INT TEST C
[5]  
[Anonymous], ADV ELECT TESTING
[6]  
Bhattacharya S, 2004, INT TEST CONF P, P801
[7]  
Bishop CM., 1995, Neural networks for pattern recognition
[8]   Specification test compaction for analog circuits and MEMS [J].
Biswas, S ;
Li, P ;
Blanton, RD ;
Pileggi, LT .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, :164-169
[9]  
Brown D, 2004, INT TEST CONF P, P793
[10]  
Burgess N, 1994, Int J Neural Syst, V5, P59, DOI 10.1142/S0129065794000074