A high-performance 1-7 GHz UWB LNA using standard 0.18 μm CMOS technology

被引:3
作者
Yen, Shu-Hui [1 ]
Chen, Chang-Zhi [1 ]
Lin, Yo-Sheng [1 ]
Chen, Chi-Chen [1 ]
机构
[1] Natl Chi Nan Univ, Dept Elect Engn, Puli, Taiwan
关键词
CMOS; low-noise amplifier; ultra-wideband (UWB); noise figure; linearity;
D O I
10.1002/mop.22780
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we demonstrate a high-peformance 1- to 7-GHz ultra-wideband (UWB) low-noise amplifier (LNA) for UWB system applications implemented in a standard 0.18 mu m CMOS technology. This LNA can also be applied to 1.8/1.9-GHz-band GSM systems, and 2.4/4.9/ 5.2/5.7-GHz-band WLAN systems. The LNA consists of two cascaded stages, in which the pole of the first stage is cancelled by the zero of the second stage over the 1-7 GHz, of interest. In addition, the inductive peaking technique is adopted in the second stage for bandwidth enhancement. This LNA achieved input return loss (S-11) of -10 to -15.3 dB, output return loss (S-22) of -19.4 to -10.3 dB, voltage gain (A(v)) of 13.3 to 14.6 dB, reverse isolation (S-12) of -37.7 to -27.1 dB over the 1- to 7-GHz band of interest. The measured noise figure (NF) was 4.86-4.35 dB over the 2-8.5 GHz band. The measured 1-dB compression point (P-1dB) and third-order inter-modulation point (IIP3) were -13.5 dBm and -3 dBm, respectively, at 6 GHz. The chip area was only 500 mu m x 582 mu m excluding the test pads. This LNA drained 10.4 mA current at supply voltage of 1.5 V, i.e. it only consumed 15.6 mWpower. (C) 2007 Wiley Periodicals, Inc.
引用
收藏
页码:2458 / 2462
页数:5
相关论文
共 12 条
[1]  
Antes T, 1996, MICROWAVES RF, V35, P177
[2]   A fully integrated 0.5-5.5-GHz CMOS distributed amplifier [J].
Ballweber, BM ;
Gupta, R ;
Allstot, DJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (02) :231-239
[3]   An ultra-wideband CMOS LNA for 3.1 to 10.6GHz wireless receivers [J].
Bevilacqua, A ;
Niknejad, AM .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :382-383
[4]   Concurrent dual-band CMOS low noise amplifiers and receiver architectures [J].
Hashemi, H ;
Hajimiri, A .
2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, :247-250
[5]  
Ken Leong Fong, 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), P224, DOI 10.1109/ISSCC.1999.759203
[6]   An ultra-wideband CMOS low noise-amplifier for 3-5-GHz UWB system [J].
Kim, CW ;
Kang, MS ;
Anh, PT ;
Kim, HT ;
Lee, SG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) :544-547
[7]  
LEE PW, 2003, ISSCC, P364
[8]   A 0.5-14-GHz 10.6-dB CMOS cascode distributed amplifier [J].
Liu, RC ;
Lin, CS ;
Deng, KL ;
Wang, H .
2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, :139-140
[9]   A 900-MHz/1.8-GHz CMOS receiver for dual-band applications [J].
Wu, S ;
Razavi, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :2178-2185
[10]   Low-power programmable gain CMOS distributed LNA [J].
Zhang, Frank ;
Kinget, Peter R. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) :1333-1343