Racetrack Memory: a high capacity, high performance, non-volatile spintronic memory

被引:1
|
作者
Parkin, Stuart [1 ]
机构
[1] Max Planck Inst Microstruct Phys, Nanosyst Ions Spins & Electrons NISE, Halle, Saale, Germany
来源
2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022) | 2022年
关键词
racetrack; magnetic memory; SRAM; hard disk drive; spintronics; spin-orbit torque; multi-bit; ROOM-TEMPERATURE; MAGNETORESISTANCE; OSCILLATIONS; DRIVEN; TORQUE;
D O I
10.1109/IMW52921.2022.9779286
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Racetrack Memory is a novel, emerging spintronic memory whose fundamental principle is the movement of the encoded digital data, in the form of chiral magnetic domain walls, along nanoscopic magnetic racetracks, to reading and writing devices that are built into the racetrack itself. Thus, a single device - the racetrack - accommodates multiple bits, perhaps as many as one hundred or more, thereby allowing for massive data capacities that rival those of magnetic disk drives or today's solid-state memories. The domain walls are moved by nanosecond current pulses that are converted into spin-polarized currents via volume spin dependent scattering, or into pure spin currents via spin-orbit coupling derived phenomena, most importantly the spin Hall effect. Recent discoveries that have shown highly efficient current induced motion of chiral domain walls with speeds of similar to 1 km/s or higher in synthetic antiferromagnetic racetracks make possible high performance racetrack memories. Of special interest is a one-domain wall racetrack memory that has the potential to operate at deep sub-nanosecond speeds, and, thereby, could supplant SRAM and, moreover, be much denser than today's or prospective SRAM and, in addition, is non-volatile. There is no other memory technology that has the enormous potential of Racetrack Memory.
引用
收藏
页码:69 / 72
页数:4
相关论文
共 50 条
  • [1] Racetrack Memory: a high-performance, low-cost, non-volatile memory based on magnetic domain walls
    Thomas, Luc
    Yang, See-Hun
    Ryu, Kwang-Su
    Hughes, Brian
    Rettner, Charles
    Wang, Ding-Shuo
    Tsai, Ching-Hsiang
    Shen, Kuei-Hung
    Parkin, Stuart S. P.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [2] A High Performance File System for Non-Volatile Main Memory
    Ou, Jiaxin
    Shu, Jiwu
    Lu, Youyou
    PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), 2016,
  • [3] Advanced Spintronic Memory and Logic For Non-Volatile Processors
    Perricone, Robert
    Ahmed, Ibrahim
    Liang, Zhaoxin
    Mankalale, Meghna G.
    Hu, X. Sharon
    Kim, Chris H.
    Niemier, Michael
    Sapatnekar, Sachin S.
    Wang, Jian-Ping
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 972 - 977
  • [4] A Low Power and High Sensing Margin Non-Volatile Full Adder Using Racetrack Memory
    Huang, Kejie
    Zhao, Rong
    Lian, Yong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (04) : 1109 - 1116
  • [5] High-Performance Non-Volatile Organic Ferroelectric Memory on Banknotes
    Khan, M. A.
    Bhansali, Unnat S.
    Alshareef, H. N.
    ADVANCED MATERIALS, 2012, 24 (16) : 2165 - 2170
  • [6] Very High Performance Non-Volatile Memory on Flexible Plastic Substrate
    Cheng, C. H.
    Chou, K. Y.
    Chin, Albert
    Yeh, F. S.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [7] High-temperature non-volatile memory technology
    Suga, Hiroshi
    NATURE ELECTRONICS, 2024, 7 (05): : 330 - 331
  • [8] Non-volatile memory chips - critical technology for high performance recce systems
    Kaufman, B
    AIRBORNE RECONNAISSANCE XXIV, 2000, 4127 : 177 - 181
  • [9] A nanowire transistor for high performance logic and terabit non-volatile memory devices
    Lee, Hyunjin
    Ryu, Seong-Wan
    Han, Jin-Woo
    Yu, Lee-Eun
    Im, Maesoon
    Kim, Chungjin
    Kim, Sungho
    Lee, Eujune
    Kim, Kuk-Hwan
    Kim, Ju-Hyun
    Bae, Dong-Il
    Jeon, Sang Cheol
    Kim, Kwang Hee
    Lee, Gi Sung
    Oh, Joe Sub
    Park, Yun Chang
    Bae, Woo Ho
    Yoo, Jung Jae
    Yang, Jun Mo
    Lee, Hee Mok
    Choi, Yang-Kyu
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 144 - +
  • [10] A reliable non-volatile in-memory computing associative memory based on spintronic neurons and synapses
    Rezaei, Mahan
    Amirany, Abdolah
    Moaiyeri, Mohammad Hossein
    Jafari, Kian
    ENGINEERING REPORTS, 2024, 6 (11)