Fault tolerant algorithms for a linear array with a reconfigurable pipelined bus system

被引：0
|
作者：
Bourgeois, AG [1 ]
Trahan, JL [1 ]
机构：
[1] Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA
来源：
PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS | 2000年 / 1800卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Recently, many models using reconfigurable optically pipelined buses have been proposed in the literature. All algorithms developed for these models assume that a healthy system is available. We present some fundamental algorithms that axe able to tolerate up to N/2 faults on an N-processor LARPBS (one particular optical model). We then extend these results to apply to other algorithms in the areas of image processing and matrix operations.
引用
收藏
页码：1044 / 1052
页数：9
相关论文
共 50 条
  • [11] Faster sorting on a linear array with a reconfigurable pipelined bus system
    Chen, L
    Pan, Y
    PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, PROCEEDINGS, 2003, 2745 : 209 - 219
  • [12] Fast sorting on a linear array with a reconfigurable pipelined bus system
    Datta, A
    Owens, R
    Soundaralakshmi, S
    PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 1110 - 1117
  • [13] Fast and scalable algorithms for the Euclidean distance transform on a linear array with a reconfigurable pipelined bus system
    Datta, A
    Soundaralakshmi, S
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2004, 64 (03) : 360 - 369
  • [14] A parameterized linear array with a reconfigurable pipelined bus system: LARPBS(p)
    d'Auriol, BJ
    Molakaseema, R
    COMPUTER JOURNAL, 2005, 48 (01): : 115 - 125
  • [15] Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system
    Li, KQ
    Pan, VY
    IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (05) : 519 - 525
  • [16] Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system
    Li, Keqin
    Pan, Victor Y.
    Proceedings of the International Parallel Processing Symposium, IPPS, 1999, : 31 - 35
  • [17] Efficient and scalable quicksort on a linear array with a reconfigurable pipelined bus system
    Pan, Y
    Hamdi, M
    Li, KQ
    FUTURE GENERATION COMPUTER SYSTEMS, 1998, 13 (06) : 501 - 513
  • [18] Fast parallel selection on the linear array with reconfigurable pipelined bus system
    Han, YJ
    Pan, Y
    Shen, H
    FRONTIERS '99 - THE SEVENTH SYMPOSIUM ON THE FRONTIERS OF MASSIVELY PARALLEL COMPUTATION, PROCEEDINGS, 1999, : 286 - 293
  • [19] Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system
    Li, KQ
    Pan, VY
    IPPS/SPDP 1999: 13TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & 10TH SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1999, : 31 - 35
  • [20] An optimal sorting algorithm on a linear array with reconfigurable pipelined bus system
    He, M
    Zheng, SQ
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2002, : 386 - 391
12345