Glitch-free single-phase D-FFs for dual-modulus prescaler

被引:2
作者
Hsu, CL [1 ]
Lu, WH [1 ]
机构
[1] Natl Dong Hwa Univ, Dept Elect Engn, Shoufeng 974, Hualien, Taiwan
来源
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2003年
关键词
D O I
10.1109/ICASIC.2003.1277309
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work proposes some glitch-free. general purpose, and fast D-type flip-flop (D-FF) circuits. A prescaler and a voltage-controlled oscillator (VCO) are the main blocks that determine the operating speed for phase-locked loop (PLL). The prescaler and VCO must be optimized for high speed to increase the speed of PLL. The prescaler includes the D-FF. Therefore, this work proposes a dynamic technique for free charge sharing at high-speed and low-power consumption. A 128/129 dual-modulus prescaler using the proposed D-FF shows a maximum operating frequency of 2.7 GHz at a power consumption of 14.32mW given a 3.3 V power supply. Various conventional D-FF glitch-free characteristics are also compared to show the surperior quality of the proposed D-FFs herein.
引用
收藏
页码:711 / 714
页数:4
相关论文
共 8 条
[1]  
CHAE KY, 1999, ICVC 99 INT C, P609
[2]   A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops [J].
Chang, BS ;
Park, JB ;
Kim, WC .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) :749-752
[3]   Noise tolerant low power dynamic TSPCL D flip-flops [J].
Elgamel, M ;
Darwish, T ;
Bayoumi, M .
ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, :89-94
[4]  
Huang Q., 1994, P 1994 IEEE ISCAS LO, V4, P11
[5]   Speed optimization of edge-triggered CMOS circuits for Gigahertz single-phase clocks [J].
Huang, QT ;
Rogenmoser, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :456-465
[6]   A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC) [J].
Soares, JN ;
Van Noije, WAM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (01) :97-102
[7]   A CMOS dual-modulus prescaler based on a new charge sharing free D-flip-flop [J].
Yang, SH ;
Lee, CH ;
Cho, KR .
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, :276-280
[8]   HIGH-SPEED CMOS CIRCUIT TECHNIQUE [J].
YUAN, J ;
SVENSSON, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) :62-70