Hardware-Efficient All-Digital Architectures for OFDM Backscatter Modulators

被引:17
|
作者
Rosenthal, James D. [1 ]
Reynolds, Matthew S. [1 ]
机构
[1] Univ Washington, Dept Elect & Comp Engn, Seattle, WA 98195 USA
基金
美国国家科学基金会;
关键词
OFDM; Backscatter; Modulation; Radio frequency; Computer architecture; Impedance; Table lookup; Backscatter communication; full-duplex radios; internet of things (IoT); orthogonal frequency-division multiplexing (OFDM) backscatter; radio frequency identification (RFID); RADIO; FFT;
D O I
10.1109/TMTT.2020.3038860
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Orthogonal frequency-division multiplexing (OFDM) backscatter communication promises to enable ultralow-power wireless devices that are robust to time-varying multipath channels. Traditional OFDM transmitters require the use of power-hungry digital-to-analog converters (DACs) and vector modulators to realize the OFDM signal, adding to the complexity and power consumption of wireless sensor nodes. In this work, we compare three all-digital architectures for OFDM backscatter communication that use RF switches and discrete loads to implement digitally controlled single-sideband OFDM backscatter modulators. We present design analysis, including simulations and measurements, for a selected implementation using five subcarriers having binary phase shift keying (BPSK) modulation at a symbol rate of 250 kSymbols/s and a throughput of 1.25 Mbit/s with a modulator energy consumption of 160 pJ/bit. We also present a five-subcarrier over-the-air validation with 195-kb/s throughput. We demonstrate how the number of RF switch states and the choice of impedances impact the metrics of subcarrier interference ratio and sideband suppression ratio, and we explore how reduced-numeric-precision inverse fast Fourier transform (IFFT) structures impact the theoretical bit-error rate. The all-digital architecture and analysis presented in this article enable new avenues of low-cost, digital OFDM, and multiple-access backscatter communication systems for use in challenging multipath environments.
引用
收藏
页码:803 / 811
页数:9
相关论文
共 50 条
  • [41] XploreNAS: Explore Adversarially Robust and Hardware-efficient Neural Architectures for Non-ideal Xbars
    Bhattacharjee, Abhiroop
    Moitra, Abhishek
    Panda, Priyadarshini
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (04)
  • [42] Built-in EVM Measurement for OFDM Transceivers Using All-digital DFT
    Yilmaz, Ender
    Nassery, Afsaneh
    Ozev, Sule
    Acar, Erkan
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 140 - +
  • [43] Effect of all-digital full-hardware process on magnetic encoder-to-digital converters
    Liu, Y.-J., 1600, Editorial Department of Electric Machines and Control (17):
  • [44] Hardware-Efficient Blind Frequency Offset Estimation for Spectral-Efficient Digital Subcarrier Multiplexing Systems
    Lv, Hong
    Xiang, Meng
    Wu, Ruitao
    Ma, Yunhe
    Li, Jianping
    Xu, Ou
    Peng, Di
    Qin, Yuwen
    Fu, Songnian
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2022, 40 (13) : 4246 - 4256
  • [45] Hardware-efficient technique for minimizing startup transients in Direct Form II digital filters
    Likhterov, B
    Kopeika, NS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (07) : 471 - 479
  • [46] An all-digital signal receiver for transmission-reception of radio-frequency architectures
    Bovy, AC
    Courmontagne, P
    2005 PhD Research in Microelectronics and Electronics, Vols 1 and 2, Proceedings, 2005, : 259 - 262
  • [47] Hardware Implementation Aspects of Multi-Step Look-Ahead Σ-Δ Modulation-Like Architectures for All-Digital Frequency Synthesis Applications
    Basetas, Charis
    Kanteres, Anthimos
    Sotiriadis, Paul P.
    2015 JOINT CONFERENCE OF THE IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM & THE EUROPEAN FREQUENCY AND TIME FORUM (FCS), 2015, : 452 - 455
  • [48] Low-Complexity All-Digital Sample Clock Dither for OFDM Timing Recovery
    Lin, You-Hsien
    Hsu, Terng-Yin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (07) : 1036 - 1042
  • [49] Design and analysis of all-digital full-hardware phase-locked loop
    Liu, Yajing
    Fan, Yu
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2015, 30 (02): : 172 - 179
  • [50] Efficient simulation of jitter tolerance for all-digital data recovery circuits
    Ahmed, S. I.
    Kwasniewski, Tad A.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 868 - 871