Hardware-Efficient All-Digital Architectures for OFDM Backscatter Modulators

被引:17
|
作者
Rosenthal, James D. [1 ]
Reynolds, Matthew S. [1 ]
机构
[1] Univ Washington, Dept Elect & Comp Engn, Seattle, WA 98195 USA
基金
美国国家科学基金会;
关键词
OFDM; Backscatter; Modulation; Radio frequency; Computer architecture; Impedance; Table lookup; Backscatter communication; full-duplex radios; internet of things (IoT); orthogonal frequency-division multiplexing (OFDM) backscatter; radio frequency identification (RFID); RADIO; FFT;
D O I
10.1109/TMTT.2020.3038860
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Orthogonal frequency-division multiplexing (OFDM) backscatter communication promises to enable ultralow-power wireless devices that are robust to time-varying multipath channels. Traditional OFDM transmitters require the use of power-hungry digital-to-analog converters (DACs) and vector modulators to realize the OFDM signal, adding to the complexity and power consumption of wireless sensor nodes. In this work, we compare three all-digital architectures for OFDM backscatter communication that use RF switches and discrete loads to implement digitally controlled single-sideband OFDM backscatter modulators. We present design analysis, including simulations and measurements, for a selected implementation using five subcarriers having binary phase shift keying (BPSK) modulation at a symbol rate of 250 kSymbols/s and a throughput of 1.25 Mbit/s with a modulator energy consumption of 160 pJ/bit. We also present a five-subcarrier over-the-air validation with 195-kb/s throughput. We demonstrate how the number of RF switch states and the choice of impedances impact the metrics of subcarrier interference ratio and sideband suppression ratio, and we explore how reduced-numeric-precision inverse fast Fourier transform (IFFT) structures impact the theoretical bit-error rate. The all-digital architecture and analysis presented in this article enable new avenues of low-cost, digital OFDM, and multiple-access backscatter communication systems for use in challenging multipath environments.
引用
收藏
页码:803 / 811
页数:9
相关论文
共 50 条
  • [1] A Hardware-efficient All-digital Transmitter Architecture for Acoustic Borehole Telemetry Systems
    Acharya, Puneet
    Goh, Wang Ling
    Arasu, Muthukumaraswamy Annamalai
    Yu, Jun
    Je, Minkyu
    PROCEEDINGS OF THE 2012 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2012, : 44 - 46
  • [2] Single Sideband Noise Shaping for All-Digital Delta-Sigma OFDM Backscatter Modulators
    Rosenthal, James D.
    Reynolds, Matthew S.
    IEEE JOURNAL OF RADIO FREQUENCY IDENTIFICATION, 2024, 8 : 270 - 276
  • [3] A hardware-efficient DAC for direct digital synthesis
    Jensen, HT
    Galton, I
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 97 - 100
  • [4] All-digital gated ring oscillator ΔΣ modulators
    Yuan, Fei
    Khan, Gul
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 92 (03) : 483 - 488
  • [5] All-Digital Synthesizable UWB Transmitter Architectures
    Park, Youngmin
    Wentzloff, David D.
    2008 IEEE INTERNATIONAL CONFERENCE ON ULTRA-WIDEBAND, VOL 2, PROCEEDINGS, 2008, 2 : 29 - 32
  • [6] Hardware-efficient approximate multiplier architectures for media processing applications
    Uppugunduru, Anil Kumar
    Ahmed, Syed Ershad
    CIRCUIT WORLD, 2022, 48 (02) : 223 - 232
  • [7] Fast and hardware-efficient systolic architectures for binary morphological processing
    Electronics Laboratory, Dept. of Electronics Eng., Technical University of Crete, Gr-731 00 Chania, Greece
    不详
    Recent Adv. Signal Process. Commun., (261-268):
  • [8] A hardware-efficient, multirate, digital channelized receiver architecture
    Zahirniak, DR
    Sharpin, DL
    Fields, TW
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1998, 34 (01) : 137 - 152
  • [9] Efficient implementation of all-digital interpolation
    Vrcelj, B
    Vaidyanathan, PP
    IEEE TRANSACTIONS ON IMAGE PROCESSING, 2001, 10 (11) : 1639 - 1646
  • [10] A Hardware-Efficient Perturbation Method to the Digital Tent Map
    Nardo, Lucas
    Nepomuceno, Erivelton
    Munoz, Daniel
    Butusov, Denis
    Arias-Garcia, Janier
    ELECTRONICS, 2023, 12 (08)