Deep-submicron trench profile control using a magnetron enhanced reactive ion etching system for shallow trench isolation

被引:10
|
作者
Yeon, CK [1 ]
You, HJ [1 ]
机构
[1] LG Semicon Co Ltd, ULSI Lab, Cheongju Si 361480, South Korea
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS | 1998年 / 16卷 / 03期
关键词
D O I
10.1116/1.581177
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
One of the important issues for the deep-submicron shallow trench isolation process is profile control in the trench etch process for voidless gap filling with the chemical vapor deposition oxide. We examined the effects of some additive gases such as N-2 or He-O-2 (30% O-2) on the trench slope to obtain an optimized trench profile with a commercial magnetron enhanced reactive ion etching system. It was found that the thickness of deposited film on the trench sidewall was highly related to the trench slope. As the film thickness increases, the trench profile becomes more tapered. The thickness of the sidewall film was directly proportional to the amount of the additive gases, N-2 and He-O-2. As the amount of He-O-2 increases in the Cl-2+HBr+He-O-2 chemistry, the etch rate of silicon nitride decreases and the ratio of the silicon etch rate to the silicon nitride etch rate drastically increases. Scanning electron microscopy shows thick film deposits on the trench sidewall during the trench etch process. To know the chemical constituents in the deposited film on the sidewall, an angle-resolved x-ray photoelectron spectroscopy (XPS) was used. XPS results reveal that the deposited film on the trench sidewall is composed of SiOx in Cl-2+HBr+He-O-2 and SiOxNy in Cl-2+HBr+N-2. Cl or Br were not detected in our XPS measurements because the absorbed Cl or Br might react with water vapor to form HCl(g) or HBr(g) and grow SiOx when the samples are exposed to air. An aspect ratio dependence of the trench sidewall slope was observed. Usually the dense patterns are more vertical than the isolated patterns. (C) 1998 American Vacuum Society.
引用
收藏
页码:1502 / 1508
页数:7
相关论文
共 47 条
  • [1] Deep-submicron trench profile control using a magnetron enhanced reactive ion etching system for shallow trench isolation
    Yeon, Chung-Kyu
    You, Hyuk-Joon
    1998, AVS Science and Technology Society (16):
  • [3] EFFECT OF GAS SPECIES ON THE DEPTH REDUCTION IN SILICON DEEP-SUBMICRON TRENCH REACTIVE ION ETCHING
    SATO, M
    KATO, S
    ARITA, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1991, 30 (07): : 1549 - 1555
  • [4] A shallow trench isolation using novel polysilazane-based SOG for deep-submicron technologies and beyond
    Choi, JS
    Lee, JH
    Lee, DJ
    Chen, SM
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 419 - 422
  • [5] SILICON TRENCH ETCHING USING MAGNETRON ION ETCHING
    BRASSEUR, G
    COOPMANS, F
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1986, 133 (08) : C312 - C312
  • [6] DEEP SILICON TRENCH FORMATION BY REACTIVE ION ETCHING
    CHANG, HR
    KRETCHMER, JW
    FANELLI, GM
    CHOW, TP
    BLACK, RD
    KORMAN, CS
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C450 - C450
  • [7] A study of integration issues in shallow trench isolation for deep submicron CMOS technologies
    Chatterjee, A
    Mason, M
    Joyner, K
    Rogers, D
    Mercer, D
    Kehne, J
    Esquivel, A
    Mei, P
    Murtaza, S
    Taylor, K
    Ali, I
    Nag, S
    OBrien, S
    Ashburn, S
    Chen, IC
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 39 - 47
  • [8] Monte Carlo Simulation of Defects of a Trench Profile in the Process of Deep Reactive Ion Etching of Silicon
    Rudenko M.K.
    Myakon’kikh A.V.
    Lukichev V.F.
    Russian Microelectronics, 2019, 48 (03) : 157 - 166
  • [9] Analytical subthreshold current hump model for deep-submicron shallow-trench-isolated CMOS devices
    Natl Taiwan Univ, Taipei, Taiwan
    Solid State Electron, 10 (1871-1879):
  • [10] Analytical subthreshold current hump model for deep-submicron shallow-trench-isolated CMOS devices
    Lin, SC
    Kuo, JB
    Huang, KT
    Sun, SW
    SOLID-STATE ELECTRONICS, 1998, 42 (10) : 1871 - 1879