Dynamic Cache Management in Multi-Core Architectures through Run-time Adaptation

被引:0
作者
Hameed, Fazal [1 ]
Bauer, Lars [1 ]
Henkel, Joerg [1 ]
机构
[1] Karlsruhe Inst Technol, Chair Embedded Syst, Karlsruhe, Germany
来源
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012) | 2012年
关键词
HIGH-PERFORMANCE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Non-Uniform Cache Access (NUCA) architectures provide a potential solution to reduce the average latency for the last-level-cache (LLC), where the cache is organized into per-core local and remote partitions. Recent research has demonstrated the benefits of cooperative cache sharing among local and remote partitions. However, ignoring cache access patterns of concurrently executing applications sharing the local and remote partitions can cause inter-partition contention that reduces the overall instruction throughput. We propose a dynamic cache management scheme for LLC in NUCA-based architectures, which reduces inter-partition contention. Our proposed scheme provides efficient cache sharing by adapting migration, insertion, and promotion policies in response to the dynamic requirements of the individual applications with different cache access behaviors. Our adaptive cache management scheme allows individual cores to steal cache capacity from remote partitions to achieve better resource utilization. On average, our proposed scheme increases the performance (instructions per cycle) by 28% (minimum 8.4%, maximum 75%) compared to a private LLC organization.
引用
收藏
页码:485 / 490
页数:6
相关论文
共 15 条
[1]   Predicting inter-thread cache contention on a chip multi-processor architecture [J].
Chandra, D ;
Guo, F ;
Kim, S ;
Solihin, Y .
11TH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2005, :340-351
[2]  
Dybdahl H, 2007, INT S HIGH PERF COMP, P2
[3]  
Hamerly G., 2005, J INSTRUCTION LEVEL, V7
[4]   Adaptive Insertion Policies for Managing Shared Caches [J].
Jaleel, Aamer ;
Hasenplaugh, William ;
Qureshi, Moinuddin ;
Sebot, Julien ;
Steely, Simon, Jr. ;
Emer, Joel .
PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, :208-219
[5]  
Jichuan Chang, 2007, 21st International Conference on Supercomputing. ICS 07, P242
[6]   Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling [J].
Kumar, R ;
Zyuban, V ;
Tullsen, DM .
32nd International Symposium on Computer Architecture, Proceedings, 2005, :408-419
[7]  
Lin J, 2008, INT S HIGH PERF COMP, P339
[8]  
Loh G.H., 2009, INT S PERF AN SYST S
[9]  
Qureshi MK, 2006, INT SYMP MICROARCH, P423
[10]  
Qureshi MK, 2006, CONF PROC INT SYMP C, P167, DOI 10.1145/1150019.1136501