共 15 条
- [1] [Anonymous], 1994, US patent, Patent No. [3,903,590, 3903590]
- [2] Wafer level chip stacked module by embedded IC packaging technology [J]. 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 136 - 140
- [3] Dudek R., 2003, P EUROSIME2003 FRANC
- [4] ENGELMAIER W, 1994, SHORT COURS P IZM ZV
- [5] JEDEC Solid State Technology Association, 2005, JESD22A104C JEDEC SO
- [6] Langer G, 2006, ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, P1137
- [7] Liu Chen, 2004, J ELECTRON PACKAGING, V126, P195
- [8] Lu XZ, 2005, EMAP 2005: INTERNATIONAL SYMPOSIUM ON ELECTRONICS MATERIALS AND PACKAGING, P43
- [10] Mahajan R., 2002, Intel Technology Journal