Efficient Implementation of Iterative Polynomial Matrix EVD Algorithms Exploiting Structural Redundancy and Parallelisation

被引:11
|
作者
Coutts, Fraser K. [1 ]
Proudler, Ian K. [2 ]
Weiss, Stephan [2 ]
机构
[1] Univ Edinburgh, Sch Engn, Inst Digital Commun, Edinburgh EH9 3FG, Midlothian, Scotland
[2] Univ Strathclyde, Dept Elect & Elect Engn, Ctr Signal & Image Proc CeSIP, Glasgow G1 1XW, Lanark, Scotland
基金
英国工程与自然科学研究理事会;
关键词
Covariance matrices; Matrix decomposition; Eigenvalues and eigenfunctions; Broadband communication; Iterative algorithms; Hardware; Signal processing algorithms; Parahermitian matrix; paraunitary matrix; polynomial matrix eigenvalue decomposition; parallel; algorithm; EIGENVALUE DECOMPOSITION; DIAGONALIZATION; APPROXIMATION;
D O I
10.1109/TCSI.2019.2937006
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A number of algorithms are capable of iteratively calculating a polynomial matrix eigenvalue decomposition (PEVD), which is a generalisation of the EVD and will diagonalise a parahermitian polynomial matrix via paraunitary operations. While offering promising results in various broadband array processing applications, the PEVD has seen limited deployment in hardware due to the high computational complexity of these algorithms. Akin to low complexity divide-and-conquer (DaC) solutions to eigenproblems, this paper addresses a partially parallelisable DaC approach to the PEVD. A novel algorithm titled parallel-sequential matrix diagonalisation exhibits significantly reduced algorithmic complexity and run-time when compared with existing iterative PEVD methods. The DaC approach, which is shown to be suitable for multi-core implementation, can improve eigenvalue resolution at the expense of decomposition mean squared error, and offers a trade-off between the approximation order and accuracy of the resulting paraunitary matrices.
引用
收藏
页码:4753 / 4766
页数:14
相关论文
共 4 条
  • [1] Sequential Matrix Diagonalization Algorithms for Polynomial EVD of Parahermitian Matrices
    Redif, Soydan
    Weiss, Stephan
    McWhirter, John G.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2015, 63 (01) : 81 - 89
  • [2] Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design—Implementation of Finite Interval Constant Modulus Algorithm
    Přemysl Šůcha
    Zdeněk Hanzálek
    Antonín Heřmánek
    Jan Schier
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 46 : 35 - 53
  • [3] Scheduling of iterative algorithms with matrix operations for efficient FPGA design-implementation of finite interval constant modulus algorithm
    Sucha, Premysl
    Hanzalek, Zdenek
    Hermanek, Antonin
    Schier, Jan
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 46 (01): : 35 - 53
  • [4] Matrix Decomposition Methods for Efficient Hardware Implementation of DOA Estimation Algorithms: A Performance Comparison
    Hussain, Ahmed A.
    Tayem, Nizar
    Soliman, Abdel-Hamid
    2019 4TH INTERNATIONAL CONFERENCE AND WORKSHOPS ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE): THRIVING TECHNOLOGIES, 2019,