Postbreakdown Gate-Current Low-Frequency Noise Spectrum as a Detection Tool for High-κ and Interfacial Layer Breakdown

被引:5
作者
Raghavan, Nagarajan [1 ]
Pey, Kin Leong [1 ]
Liu, Wenhu [1 ]
Bosman, Michel [2 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Microelect, Singapore 639798, Singapore
[2] A STAR Inst Microelect, Singapore 117685, Singapore
关键词
High kappa; interfacial layer; postbreakdown; power spectral density (PSD); random telegraph noise (RTN); time-dependent dielectric breakdown (TDDB); 1/f noise;
D O I
10.1109/LED.2010.2055822
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report the use of 1/f(alpha) noise spectrum in the postbreakdown regime, extracted from random-telegraph-noise signals of gate current at low sense voltages, as a characterization tool to detect the layer which breaks down first in dual-layer high-kappa (HK) and interfacial-SiOx-layer (IL) dielectric stacks. The power law exponent (alpha) of the low-frequency power-spectral-density plot and the time constant of the discrete current fluctuations reveal that the HK is almost always the first layer to break down for positive gate-stress conditions in NMOS devices. From a reliability point of view, the presence of the IL layer helps to prolong the lifetime of HK gate stacks, which may suffer from time-dependent dielectric breakdown.
引用
收藏
页码:1035 / 1037
页数:3
相关论文
共 17 条
  • [1] Bersuker G, 2008, INT EL DEVICES MEET, P791, DOI 10.1109/IEDM.2008.4796816
  • [2] A low-frequency noise model for advanced gate-stack MOSFETs
    Celik-Butler, Zeynep
    Devireddy, Siva Prasad
    Tseng, Hsing-Huang
    Tobin, Philip
    Zlotnicka, Ania
    [J]. MICROELECTRONICS RELIABILITY, 2009, 49 (02) : 103 - 112
  • [3] Degraeve R, 2005, INT EL DEVICES MEET, P419
  • [4] Comparative study of drain and gate low-frequency noise in nMOSFETs with hafnium-based gate dielectrics
    Giusi, G
    Crupi, F
    Pace, C
    Ciofi, C
    Groeseneken, G
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 823 - 828
  • [5] Strong correlation between dielectric reliability and charge trapping in SiO2/Al2O3Gate stacks with TiN electrodes
    Kerber, A
    Cartier, E
    Degraeve, R
    Pantisano, L
    Roussel, P
    Groeseneken, G
    [J]. 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 76 - 77
  • [6] Stress field analysis to understand the breakdown characteristics of stacked high-k dielectrics
    Lee, Byoung Hun
    Kang, Changyong
    Choi, Rino
    Lee, Hi-Deok
    Bersuker, Gennadi
    [J]. APPLIED PHYSICS LETTERS, 2009, 94 (16)
  • [7] Defect spectroscopy using 1/fγ noise of gate leakage current in ultrathin oxide MOSFETs
    Lee, J
    Bosman, G
    [J]. SOLID-STATE ELECTRONICS, 2003, 47 (11) : 1973 - 1981
  • [8] The Effect of Interface Thickness of High-k/Metal Gate Stacks on NFET Dielectric Reliability
    Linder, Barry P.
    Cartier, Eduard
    Krishnan, Siddarth
    Stathis, James H.
    Kerber, Andreas
    [J]. 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 510 - +
  • [9] Oates AS, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P923
  • [10] Dielectric breakdown in high-K gate dielectrics - Mechanism and lifetime assessment
    Okada, Kenji
    Ota, Hiroyuki
    Nabatame, Toshihide
    Toriumi, Akira
    [J]. 2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 36 - +