Very low bit error rate in flash memory using tunnel dielectrics formed by Kr/O2/NO plasma oxynitridation

被引:11
作者
Suwa, Tomoyuki [1 ]
Takahashi, Hiroto
Kumagai, Yuki
Fujita, Genya
Teramoto, Akinobu
Sugawa, Shigetoshi
Ohmi, Tadahiro
机构
[1] Tohoku Univ, New Ind Creat Hatchery Ctr, Sendai, Miyagi 9808579, Japan
[2] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808579, Japan
[3] Tohoku Univ, Dept Elect Engn, Sendai, Miyagi 9808579, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2007年 / 46卷 / 4B期
关键词
flash memory; tunnel oxide film; bit error; SILC; plasma oxynitridation;
D O I
10.1143/JJAP.46.2148
中图分类号
O59 [应用物理学];
学科分类号
摘要
The gate leakage current which influences the charge hold time of flash memories is characterized as very localized in tunnel oxide area. And the leakage current value is relatively low as the quantity of the current. In conventional test-element-group (TEG) for evaluation of this leakage current, the gate leakage current is measured in relatively large area capacitors or transistors, as a result, the localized and low gate leakage current cannot be measured. In this paper, we propose the new concept TEG in which the localized gate leakage current corresponding to the bit error in the flash memory can be measured in short time. We statistically evaluated the stress induced leakage cur-rent (SILC) of all cells in very low gate leakage current region (about 10(-16) A) in the very short time (a few seconds) and easily confirmed and categorized the localized cells with the large SILC after the stress. In addition, we show that plasma oxynitridation using Kr/O-2/NO gases is effective in suppressing the anomalous SILC and carrier traps by statistically evaluation of 60,000 cells in proposed array TEG.
引用
收藏
页码:2148 / 2152
页数:5
相关论文
共 11 条
[1]  
Hirayama M., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P249, DOI 10.1109/IEDM.1999.823890
[2]   A statistical model for SILC in flash memories [J].
Ielmini, D ;
Spinelli, AS ;
Lacaita, AL ;
Modelli, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (11) :1955-1961
[3]   Electron traps and excess current induced by hot-hole injection into thin SiO2 films [J].
Kobayashi, K ;
Teramoto, A ;
Matsui, Y ;
Hirayama, M ;
Yasuoka, A ;
Nakamura, T .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1996, 143 (10) :3377-3383
[4]   Detailed observation of small leak current in flash memories with thin tunnel oxides [J].
Manabe, Y ;
Okuyama, K ;
Kubota, K ;
Nozoe, A ;
Karashima, T ;
Ujiie, K ;
Kanno, H ;
Nakashima, M ;
Ajika, N .
ICMTS 1998: PROCEEDINGS OF THE 1998 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 1998, :95-99
[5]  
Naruke K., 1988, International Electron Devices Meeting. Technical Digest (IEEE Cat. No.88CH2528-8), P424, DOI 10.1109/IEDM.1988.32846
[6]   Impact of nitridation engineering on microscopic SILC characteristics of sub-10-nm tunnel dielectrics [J].
Ogata, T ;
Inoue, M ;
Nakamura, T ;
Tsuji, N ;
Kobayashi, K ;
Kawase, K ;
Kurokawa, H ;
Kaneoka, T ;
Ohno, Y ;
Miyoshi, H .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :597-600
[7]   DEPENDENCE OF THIN-OXIDE FILMS QUALITY ON SURFACE MICROROUGHNESS [J].
OHMI, T ;
MIYASHITA, M ;
ITANO, M ;
IMAOKA, T ;
KAWANABE, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) :537-545
[8]  
Saito Y, 2000, ELEC SOC S, V2000, P113
[9]   Advantage of radical oxidation for improving reliability of ultra-thin gate oxide [J].
Saito, Y ;
Sekine, K ;
Ueda, N ;
Hirayama, M ;
Sugawa, S ;
Ohmi, T .
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, :176-177
[10]  
Yamada S, 1996, 1996 IEEE INTERNATIONAL RELIABILITY PHYSICS PROCEEDINGS, 34TH ANNUAL, P108, DOI 10.1109/RELPHY.1996.492068