A Gaussian approach for analytical subthreshold current model of cylindrical nanowire FET with quantum mechanical effects

被引:19
作者
Sharma, Sanjeev Kumar [1 ]
Raj, Balwinder [1 ]
Khosla, Mamta [1 ]
机构
[1] NIT Jalandhar, Dept ECE, VLSI Design Lab, Jalandhar 144011, Punjab, India
来源
MICROELECTRONICS JOURNAL | 2016年 / 53卷
关键词
Gauss's law; Cylindrical Gate Nanowire FETs (CGNWFETS); Drift Diffusion Approach (DDA); Band Gap Widening (BGW); Quantum Mechanical Effects (QMEs); SURROUNDING-GATE MOSFETS; NANOSCALE CMOS CIRCUITS; THRESHOLD VOLTAGE; POTENTIAL MODEL; INDEP APPROACH; DEVICE;
D O I
10.1016/j.mejo.2016.04.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes an analytical subthreshold current model for undoped/lightly doped Cylindrical Nanowire FETs (CGNWFETS) including quantum effects. The model is derived from direct use of Gauss's law, Drift Diffusion Approach (DDA) and effective Band Gap Widening (BGW). The Quantum Mechanical Effects (QMEs) are included in the model by taking the effects of BGW, which reduces the electron density in the subthreshold regime and reduces the subthreshold current consequently. The model explicitly shows how the oxide thickness, gate workfunction, and silicon thickness have an effect on the subthreshold current. The results obtained using proposed model is verified by comparison through SILVACO Atlas TCAD simulation; quite good agreement has been observed between model and numerical simulations results. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:65 / 72
页数:8
相关论文
共 40 条
[1]  
[Anonymous], 2009, FUNDAMENTALS MODERN, DOI DOI 10.1017/CBO9781139195065
[2]  
[Anonymous], 2015, SILVACO ATLAS DEVICE
[3]   An analytic potential-based model for undoped nanoscale surrounding-gate MOSFETs [J].
Bian, Wei ;
He, Jin ;
Tao, Yadong ;
Fang, Min ;
Feng, Jie .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2293-2303
[4]   Nanotechnology goals and challenges for electronic applications [J].
Bohr, MT .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (01) :56-62
[5]   A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs [J].
Chen, Q ;
Agrawal, B ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :1086-1090
[6]  
Chiang T-K., 2013, FACTA U EE, V26, P157, DOI [10.2298/fuee1303157c, DOI 10.2298/FUEE1303157C]
[7]  
Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
[8]   A two-dimensional analytical-model-based comparative threshold performance analysis of SOI-SON MOSFETs [J].
Deb, Sanjoy ;
Ghosh, Saptarsi ;
Singh, N. Basanta ;
De, A. K. ;
Sarkar, Subir Kumar .
JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
[9]   Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs [J].
El Hamid, Hamdy Abd ;
Iniguez, Benjamin ;
Guitart, Jaume Roig .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) :572-579
[10]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288