A Low-Power Opamp-Less Second-Order Delta-Sigma Modulator for Bioelectrical Signals in 0.18 μm CMOS

被引:3
|
作者
Cardes, Fernando [1 ]
Baladari, Nikhita [1 ,2 ]
Lee, Jihyun [1 ]
Hierlemann, Andreas [1 ]
机构
[1] Dept Biosyst Sci & Engn, ETH Zurich, CH-4058 Basel, Switzerland
[2] Sect Bioelectron, TU Delft, NL-2628 CD Delft, Netherlands
基金
瑞士国家科学基金会; 欧洲研究理事会;
关键词
ADC; biosensor; CMOS; delta-sigma modulation; neural interface; VCO-ADC; VLSI; MICROELECTRODE ARRAY; ELECTRODES; ADC; BANDWIDTH;
D O I
10.3390/s21196456
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This article reports on a compact and low-power CMOS readout circuit for bioelectrical signals based on a second-order delta-sigma modulator. The converter uses a voltage-controlled, oscillator-based quantizer, achieving second-order noise shaping with a single opamp-less integrator and minimal analog circuitry. A prototype has been implemented using 0.18 mu m CMOS technology and includes two different variants of the same modulator topology. The main modulator has been optimized for low-noise, neural-action-potential detection in the 300 Hz-6 kHz band, with an input-referred noise of 5.0 mu V-rms, and occupies an area of 0.0045 mm(2). An alternative configuration features a larger input stage to reduce low-frequency noise, achieving 8.7 mu V-rms in the 1 Hz-10 kHz band, and occupies an area of 0.006 mm(2). The modulator is powered at 1.8 V with an estimated power consumption of 3.5 mu W.
引用
收藏
页数:14
相关论文
共 29 条
  • [21] A CBSC Second-Order Sigma-Delta Modulator in 3μm LTPS-TFT Technology
    Lin, Wei-Ming
    Lin, Chan-Fei
    Liu, Shen-Iuan
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 133 - 136
  • [22] A Low-Power 2nd-Order Delta-Sigma ADC with an Inverter-Based Zero-Crossing Detector
    Min, Dong-Jick
    Choi, Sun Youl
    Shim, Jae Hoon
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 817 - 820
  • [23] Analysis and Design of Low-Power Continuous-Time Delta-Sigma Modulator Using Negative-R Assisted Integrator
    Jang, MoonHyung
    Lee, Changuk
    Chae, Youngcheol
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (01) : 277 - 287
  • [24] A Low-Power Second-Order Two-Channel Time-Interleaved ΣΔ Modulator for Broadband Applications
    Yang, Xiao
    Zhang, Hong
    Chen, Guican
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (06) : 852 - 859
  • [25] A 2.16-μW Low-Power Continuous-Time Delta-Sigma Modulator With Improved-Linearity Gm for Wearable ECG Application
    Kim, Jaedo
    Duan, Quanzhen
    Choi, Jihun
    Song, Chiho
    Roh, Jeongjin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (11) : 4223 - 4227
  • [26] An OTA-Less Second-Order VCO-Based CT $\Delta\Sigma$ Modulator Using an Inherent Passive Integrator and Capacitive Feedback
    Li, Shaolan
    Pan, David Z.
    Sun, Nan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (05) : 1337 - 1350
  • [27] An audio ADC delta-sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC
    Fogleman, E
    Welz, J
    Galton, I
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 339 - 348
  • [28] A 0.38-mW 200-kHz-BW Digital-Intensive Single-Opamp Fourth-Order Continuous-Time Delta-Sigma Modulator With Third-Order Digital Noise Coupling in 28-nm CMOS
    Lozada, Kent Edrian
    Kim, Ye-Dam
    Kim, Ho-Jin
    Cho, Youngjae
    Choi, Michael
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,
  • [29] A 70.8 dB 0.0045 mm2 Low-power Continuous-Time Incremental Delta-Sigma Modulator for Multi-Site Neural Recording Interfaces
    Shui, Boyu
    Keller, Matthias
    Kuhl, Matthias
    Manoli, Yiannos
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,