Secure Scan Design with Dynamically Configurable Connection

被引:28
作者
Atobe, Yuta [1 ]
Shi, Youhua [1 ]
Yanagisawa, Masao [1 ]
Togawa, Nozomu [1 ]
机构
[1] Waseda Univ, Dept Comp Sci & Engn, Tokyo, Japan
来源
2013 IEEE 19TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2013) | 2013年
关键词
scan chain; scan-based attack; secure scan design; AES; SIDE-CHANNEL ATTACK;
D O I
10.1109/PRDC.2013.47
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Scan test is a powerful test technique which can control and observe the internal states of the circuit under test through scan chains. However, it has been reported that it's possible to retrieve secret keys from cryptographic LSIs through scan chains. Therefore new secure test methods are required to satisfy both testability and security requirements. In this paper, a secure scan design is proposed to achieve adequate security requirement as a countermeasure against scan-based attacks, while still maintain high testability like normal scan testing. In our method, the internal scan chain is divided into several subchains, and the connection order of subchains can be dynamically changed. In addition, how to decide the connection order of those subchains so that it can't be identified by an attacker is also proposed in this paper. The proposed method is implemented on an AES circuit to show its effectiveness, and a security analysis is also given to show how the proposed approach can be used as a countermeasure against those known scan-based attacks.
引用
收藏
页码:256 / 262
页数:7
相关论文
共 10 条
[1]  
Agrawal H., 2008, P INT C CRYPT IND IN, P226
[2]  
Atobe Y, 2012, 2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), P607, DOI 10.1109/APCCAS.2012.6419108
[3]  
Hély D, 2004, 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P219
[4]   Securing designs against scan-based side-channel attacks [J].
Lee, Jeremy ;
Tehranipoor, Mohammad ;
Patel, Chintan ;
Plusquellic, Jim .
IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2007, 4 (04) :325-336
[5]   Scan-Based Side-Channel Attack against RSA Cryptosystems Using Scan Signatures [J].
Nara, Ryuta ;
Satoh, Kei ;
Yanagisawa, Masao ;
Ohtsuki, Tatsuo ;
Togawa, Nozomu .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) :2481-2489
[6]   A Scan-Based Attack Based on Discriminators for AES Cryptosystems [J].
Nara, Ryuta ;
Togawa, Nozomu ;
Yanagisawa, Masao ;
Ohtsuki, Tatsuo .
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (12) :3229-3237
[7]   VIm-Scan: A low overhead scan design approach for protection of secret key in scan-based secure chips [J].
Paul, Somnath ;
Chakraborty, Rajat Subhra ;
Bhunia, Swarup .
25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, :455-+
[8]   Secured flipped scan-chain model for crypto-architecture [J].
Sengar, Gaurav ;
Mukhopadhyay, Debdeep ;
Chowdhury, Dipanwita Roy .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (11) :2080-2084
[9]  
Yang B, 2004, INT TEST CONF P, P339
[10]   Secure scan: A design-for-test architecture for crypto chips [J].
Yang, Bo ;
Wu, Kaijie ;
Karri, Ramesh .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) :2287-2293