Special Issue on Testing of Three-Dimensional Stacked Integrated Circuits

被引：0
|
作者：
Agrawal, Vishwani D. [1 ]
机构：
[1] Auburn Univ, Dept ECE, Auburn, AL 36849 USA
来源：
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2012年 / 28卷 / 01期
关键词：
D O I：
10.1007/s10836-012-5285-4
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1 / 1
页数：1
相关论文
共 50 条
  • [21] Special Issue on Three-Dimensional Structural Modeling
    Guillaume Caumon
    Pauline Collon-Drouaillet
    Mathematical Geosciences, 2014, 46 : 905 - 908
  • [22] Three-Dimensional Integrated Circuits and Stacked CMOS Image Sensors using Direct Bonding of SOI Layers
    Goto, Masahide
    Hagiwara, Kei
    Iguchi, Yoshinori
    Ohtake, Hiroshi
    Saraya, Takuya
    Kobayashi, Masaharu
    Higurashi, Eiji
    Toshiyoshi, Hiroshi
    Hiramoto, Toshiro
    2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
  • [23] Impact of thinning stacked dies on the thermal resistance of bump-bonded three-dimensional integrated circuits
    Melamed, Samson
    Watanabe, Naoya
    Nemoto, Shunsuke
    Shimamoto, Haruo
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    MICROELECTRONICS RELIABILITY, 2016, 67 : 2 - 8
  • [24] A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits
    Harris, T. Robert
    Priyadarshi, Shivam
    Melamed, Samson
    Ortega, Carlos
    Manohar, Rajit
    Dooley, Steven R.
    Kriplani, Nikhil M.
    Davis, W. Rhett
    Franzon, Paul D.
    Steer, Michael B.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (04): : 660 - 667
  • [25] Security Threats and Countermeasures in Three-Dimensional Integrated Circuits
    Dofe, Jaya
    Gu, Peng
    Stow, Dylan
    Yu, Qiaoyan
    Kursun, Eren
    Xie, Yuan
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 321 - 326
  • [26] Laminated three-dimensional carbon nanotube integrated circuits
    Jian, Yang
    Sun, Yun
    Feng, Shun
    Zang, Chao
    Li, Bo
    Qiu, Song
    Li, Qing-Wen
    Yan, Xin
    Sun, Dong-Ming
    NANOSCALE, 2022, 14 (18) : 7049 - 7054
  • [27] Three-dimensional Integrated Circuits: Design, EDA, and Architecture
    Sun, Guangyu
    Chen, Yibo
    Dong, Xiangyu
    Ouyang, Jin
    Xie, Yuan
    FOUNDATIONS AND TRENDS IN ELECTRONIC DESIGN AUTOMATION, 2011, 5 (1-2): : 1 - 151
  • [28] Process technologies for three-dimensional optoelectronic integrated circuits
    Katayama, Yoshifumi
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1993, 76 (02): : 14 - 22
  • [29] Analyzing Security Vulnerabilities of Three-Dimensional Integrated Circuits
    Dofe, Jaya
    Yu, Qiaoyan
    2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2017, : 156 - 156
  • [30] Multiwafer vertical interconnects for three-dimensional integrated circuits
    Lahiji, Rosa R.
    Herrick, Katherine J.
    Lee, Yongshik
    Margomenos, Alexandros
    Mohammadi, Saeed
    Katehi, Linda P. B.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (06) : 2699 - 2706
12345