Sequential 3D Process Integration: Opportunities For Low Temperature Processing

被引：6

作者：

Kerdiles, S. ^{[1
,2
]}

Acosta-Alba, P. ^{[1
,2
]}

Mathieu, B. ^{[1
,2
]}

Veillerot, M. ^{[1
,2
]}

Denis, H. ^{[1
,2
]}

Aussenac, F. ^{[1
,2
]}

Mazzamuto, F. ^{[3
]}

Toque-Tresonne, I. ^{[3
]}

Huet, K. ^{[3
]}

Samson, M-P. ^{[4
]}

Previtali, B. ^{[1
,2
]}

Brunet, L. ^{[1
,2
]}

Batude, P. ^{[1
,2
]}

Fenouillet-Beranger, C. ^{[1
,2
]}

机构：

[1] Univ Grenoble Alpes, F-38000 Grenoble, France

[2] CEA, LETI, Minatec Campus,17 Rue Martyrs, F-38054 Grenoble 9, France

[3] SCREEN LASSE, 14-38 Rue Alexandre,Bldg D, F-92230 Gennevilliers, France

[4] STMicroelectronics, 850 Rue Jean Monnet, F-38920 Crolles, France

来源：

SEMICONDUCTOR PROCESS INTEGRATION 10 | 2017年 / 80卷 / 04期

关键词：

D O I：

10.1149/08004.0215ecst

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

3D sequential integration motivates the development of low temperature technological modules. Alternatively to classical nonselective annealing techniques, sub-microsecond laser annealing allows high temperature treatment of a sub-micrometer surface region while keeping the underneath structures at much lower temperature. In this contribution, we present recent advances in ultra-violet nanosecond laser annealing targeting monolithic 3D integration. Emphasis will be put on the demonstration of dopant activation in thin implanted SOI structures, simulating source and drain regions. Cu/ULK interconnects stability upon nanosecond laser annealing is also investigated.

引用

页码：215 / 225

页数：11

共 50 条

[21] Investigation of Low Temperature Cu/In Bonding in 3D Integration [J].

Hsieh, Yu-Sheng ;

Shen, Ting-Ting ;

Chien, Yu-San ;

Chen, Kuan-Neng ;

Shinozaki, Yuko ;

Kawasaki, Naohiko .

PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, :383-386

[22] Low-Temperature (≤500 °C) Complementary Schottky Source/Drain FinFETs for 3D Sequential Integration [J].

Mao, Shujuan ;

Gao, Jianfeng ;

He, Xiaobin ;

Liu, Weibing ;

Liu, Jinbiao ;

Wang, Guilei ;

Zhou, Na ;

Luo, Yanna ;

Cao, Lei ;

Zhang, Ran ;

Liu, Haochen ;

Li, Xun ;

Li, Yongliang ;

Wu, Zhenhua ;

Li, Junfeng ;

Luo, Jun ;

Zhao, Chao ;

Wang, Wenwu ;

Yin, Huaxiang .

NANOMATERIALS, 2022, 12 (07)

[23] Key Enablers for 3D Sequential Integration [J].

Brunet, Laurent .

2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,

[24] Advances in 3D CMOS Sequential Integration [J].

Batude, P. ;

Vinet, M. ;

Pouydebasque, A. ;

Le Royer, C. ;

Previtali, B. ;

Tabone, C. ;

Hartmann, J. -M. ;

Sanchez, L. ;

Baud, L. ;

Carron, V. ;

Toffoli, A. ;

Allain, F. ;

Mazzocchi, V. ;

Lafond, D. ;

Thomas, O. ;

Cueto, O. ;

Bouzaida, N. ;

Fleury, D. ;

Amara, A. ;

Deleonibus, S. ;

Faynot, O. .

2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, :319-+

[25] Opportunities and challenges brought by 3D-sequential integration [J].

Batude, P. ;

Brunet, L. ;

Fenouillet-Beranger, C. ;

Lattard, D. ;

Andrieu, F. ;

Vinet, M. ;

Brevard, L. ;

Ribotta, M. ;

Previtali, B. ;

Tabone, C. ;

Ponthenier, F. ;

Rambal, N. ;

Sideris, P. ;

Garros, X. ;

Casse, M. ;

Theodorou, C. ;

Sklenard, B. ;

Lacord, J. ;

Besson, P. ;

Fournel, F. ;

Kerdiles, S. ;

Acosta-Alba, P. ;

Mazzocchi, V ;

Hartmann, J-M ;

Mazen, F. ;

Thuries, S. ;

Billoint, O. ;

Vivet, P. ;

Sicard, G. ;

Cibrario, G. ;

Mouhdach, M. ;

Giraud, B. ;

Ribotta, C. M. ;

Lapras, V .

IITC2021: 2021 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2021,

[26] Bonding Based Channel Transfer and Low Temperature Process for Monolithic 3D Integration Platform Development [J].

Choi, Rino ;

Yu, Hyun-Yong ;

Kim, Hyungsub ;

Ryu, Han-Youl ;

Bae, Hee-Kyung ;

Choi, Kevin Kinam ;

Cha, Yong-Won ;

Choi, Changhwan .

2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,

[27] 3D Interconnection Process Development and Integration with Low Stress TSV [J].

Chua, T. T. ;

Ho, S. W. ;

Li, H. Y. ;

Khong, C. H. ;

Liao, E. B. ;

Chew, S. P. ;

Lee, W. S. ;

Lim, L. S. ;

Pang, X. F. ;

Kriangsak, S. L. ;

Ng, C. ;

Nathapong, S. ;

Toh, C. H. .

2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, :798-802

[28] High performance low temperature FinFET with DSPER, gate last and Self Aligned Contact for 3D sequential integration [J].

Micout, J. ;

Lapras, V. ;

Batude, P. ;

Fenouillet-Beranger, C. ;

Lacord, J. ;

Sklenard, B. ;

Mathieu, B. ;

Rafhay, Q. ;

Mazzocchi, V. ;

Colinge, J-P. ;

Lachal, L. ;

Garros, X. ;

Casse, M. ;

Toffoli, A. ;

Romano, G. ;

Allain, F. ;

Brunet, L. ;

Hartmann, J. -M. ;

Bortolin, R. ;

Mazen, F. ;

Barraud, S. ;

Rambal, N. ;

Tabone, C. ;

Samson, M-P. ;

Besombes, P. ;

Delaye, V. ;

Saghi, Z. ;

Loup, V. ;

Comboroure, C. ;

Balan, V. ;

Desvoivres, L. ;

Vizioz, C. ;

Ghibaudo, G. ;

Vinet, M. .

2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,

[29] Low temperature copper-nanorod bonding for 3D integration [J].

Wang, Pei-, I ;

Karabacak, Tansel ;

Yu, Jian ;

Li, Hui-Fen ;

Pethuraja, Gopal G. ;

Lee, Sang Hwui ;

Liu, Michael Z. ;

Lu, J. -Q. ;

Lu, T. -M. .

ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 :225-+

[30] Advances in Low-Temperature Bonding Technologies for 3D Integration [J].

Suga, Tadatomo ;

Shigekawa, Naoteru ;

Higurashi, Eiji ;

Takagi, Hideki ;

Shimomura, Kazuhiko .

JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (03)

← 1 2 3 4 5 →