FPGA Implementation of RVFTDNN for Digital Predistortion

被引：0
|
作者：
Huang, Hongyun [1 ]
Li, Zhipeng [1 ]
Bao, Lingfu [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Elect Engn, Chengdu 611731, Sichuan, Peoples R China
来源：
2013 INTERNATIONAL WORKSHOP ON MICROWAVE AND MILLIMETER WAVE CIRCUITS AND SYSTEM TECHNOLOGY (MMWCST) | 2013年
关键词：
Adjacent channel power ration (ACPR); digital predistortion; field programmable gate array (FPGA); power amplifier; real-valued focused time-delay neural network (RVFTDNN); LINEARIZATION SYSTEM;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Hardware implementation of real-valued focused time-delay neural network (RVFTDNN) in FPGA for digital predistortion is presented in this paper. The predistorter implemented in field programmable gate array (FPGA) using RVFTDNN is obtained based on model inverse with indirect learning scheme and trained offline with Levenberg-Marquardt (LM) algorithm. Measurement results show that more than 10dB improvement of adjacent channel power ration (ACPR) performance of the power amplifier (PA) can be obtained for single carrier WCDMA signal.
引用
收藏
页码：464 / 467
页数：4
相关论文
共 50 条
  • [1] ANFIS implementation in FPGA for power amplifier linearization with digital predistortion
    Zhai, Jianfeng
    Zhou, Jianyi
    Zhang, Lei
    Zhao, Jianing
    Hong, Wei
    2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 1474 - 1476
  • [2] GPU versus FPGA implementation of a digital predistortion linearizer for wideband radiofrequency power amplifiers
    Li, Wantao
    Montoro, Gabriel
    Gilabert, Pere L.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 174
  • [3] FPGA Implementation of an Efficient Adaptive Predistortion Algorithm
    Cheng, Xin
    Zhu, Zhenghang
    Yao, Saijie
    Qian, Hua
    2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,
  • [4] Direct digital predistortion on a computer controlled FPGA
    Sterling, Mark
    Bocko, Mark
    2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3, 2007, : 369 - +
  • [5] Neural Network on the Edge: Efficient and Low Cost FPGA Implementation of Digital Predistortion in MIMO Systems
    Jiang, Yiyue
    Vaicaitis, Andrius
    Leeser, Miriam
    Dooley, John
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [6] Digital Radar Implementation with Amplitude Predistortion
    Sun, B.
    Yeary, M.
    Uysal, F.
    Goodman, N.
    Fulton, C.
    Rincon, R.
    2017 IEEE RADAR CONFERENCE (RADARCONF), 2017, : 1691 - 1696
  • [7] Experimental Analysis and FPGA Implementation of the Real Valued Time Delay Neural Network Based Digital Predistortion
    Yesil, Soner
    Sen, Cansu
    Yilmaz, Ali Ozgur
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 614 - 617
  • [8] Digital predistortion implementation for Frequency Hopping System
    Mishra, Jaya
    Rawat, Meenakshi
    2022 IEEE WIRELESS ANTENNA AND MICROWAVE SYMPOSIUM (WAMS 2022), 2022,
  • [9] Adaptive Digital Predistortion Implemented by FPGA and Soft Microprocessor Core
    Wang, Qi
    He, Di
    2015 IEEE ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2015, : 718 - 721
  • [10] Application of principal component analysis based effective digital predistortion technique for low-cost FPGA implementation
    Jaraut, Praveen
    Rawat, Meenakshi
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2017, 27 (06)
12345