New ± 0.75 V Low Voltage Low Power CMOS Current Conveyor

被引:4
作者
Abolila, Ahmed H. M. [1 ]
Hamed, Hesham F. A. [1 ]
Hasaneen, El-Sayed A. M. [1 ]
机构
[1] Menia Univ, Fac Engn, Dept Elect Engn, El Minia, Egypt
来源
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS | 2010年
关键词
Current conveyors; Current mode techniques; Folded cascode amplifier; Low voltage low power CMOS analogue circuits;
D O I
10.1109/ICM.2010.5696122
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper a new low voltage low power class AB CMOS second generation current conveyor (CCII) based on Rail-to-Rail folded cascode Op-Amp is presented, with a great performance. The proposed CCII provides very low input impedance at X-port, very high input impedance at V-port, accurate voltage and current tracking with low offset, and wide bandwidth. As an application, a four quadrant analog multiplier has been built based on the proposed CCII. The proposed CCII performance has been investigated by Pspice simulation program using TSMC 0.18 mu m CMOS technology. The presented CCII is supplied at +/- 0.75 V.
引用
收藏
页码:220 / 223
页数:4
相关论文
共 14 条
[1]   CMOS CCCII: Structures, characteristics, and considerations [J].
Chaisricharoen, Roungsan ;
Chipipop, Boonruk ;
Sirinaovakul, Boonchareon .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2010, 64 (06) :540-557
[2]  
CHANT J, 1998, CMOS MULTIPLIER DIVI
[3]  
ELWAN HO, 1996, IEEE T CIRCUITS SYST, V43
[4]  
FERRI G, 2003, LOW VOLTAGE LOW POWE, P226
[5]   An integrated improved CCII topology for resistive sensor application [J].
Ferri, Giuseppe ;
Stornelli, Vincenzo ;
Fragnoli, Mauro .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 48 (03) :247-250
[6]  
HAMED H, 2003, 2003 46 MIDWEST S CI, V1, P257
[7]  
Hamed HFA, 2003, INT C MICROELECTRON, P59
[8]  
Hamed HFA, 2003, INT C MICROELECTRON, P72
[9]   A BiCMOS current conveyor based four-quadrant analog multiplier [J].
Premont, C ;
Abouchi, N ;
Grisel, R ;
Chante, JP .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 19 (02) :159-162
[10]  
SAKURAI S, 1995, LOW VOLTAGE CMOS OPE, P276