Mathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator

被引：28

作者：

Hosseini, Kaveh ^{[1
,2
]}

Kennedy, Michael Peter ^{[1
,2
]}

机构：

[1] Natl Univ Ireland Univ Coll Cork, Dept Microelect Engn, Cork, Ireland

[2] Tyndall Natl Inst, Cork, Ireland

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2007年 / 54卷 / 12期

基金：

爱尔兰科学基金会;

关键词：

digital delta-sigma modulator (DDSM); multistAge; noise SHaping (MASH); prime modulus quantizer and fractional-N frequency synthesizer;

D O I：

10.1109/TCSII.2007.905877

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A MASH digital delta-sigma modulator (DDSM) is analyzed mathematically. It incorporates first-order error feedback modulators (EFM) which include prime modulus quantizers to guarantee a minimum sequence length M. The purpose of this analysis is to calculate the exact sequence length of the aforementioned MASH DDSM. We show that the sequence length for an lth-order member of this modulator family is M for all constant inputs, and for all initial conditions, where M is the sequence length of the constituent first-order prime modulus quantizer EFMs.

引用

页码：1105 / 1109

页数：5

共 17 条

[1]

[Anonymous], 2003, OVERSAMPLED DELTA SI

[2] A practical Δ-Σ modulator design method based on periodical behavior analysis [J].

Borkowski, MJ ;

Riley, TAD ;

Häkkinen, J ;

Kostamovaara, J .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (10) :626-630

[3]

CHUA W, 1989, IEEE T INFORM THEORY, V35, P784

[4] THE STRUCTURE OF THE LIMIT-CYCLES IN SIGMA-DELTA-MODULATION [J].

FRIEDMAN, V .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1988, 36 (08) :972-979

[5]

Galton I., 2003, PHASE LOCKING HIGH P

[6] SPECTRAL-ANALYSIS OF QUANTIZATION NOISE IN A SINGLE-LOOP SIGMA-DELTA MODULATOR WITH DC-INPUT [J].

GRAY, RM .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1989, 37 (06) :588-599

[7] ON THE STABILITY OF SIGMA-DELTA MODULATORS [J].

HEIN, S ;

ZAKHOR, A .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (07) :2322-2348

[8]

HOSSEINI K, IN PRESS IEEE T CIRC

[9]

Hosseini K, 2006, PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, P309

[10] Limit cycles and pattern noise in single-stage single-bit delta-sigma modulators [J].

Hyun, D ;

Fischer, G .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2002, 49 (05) :646-656

← 1 2 →