Parallel Order ATPG for Test Compaction

被引:0
|
作者
Chen, Yu-Wei [1 ]
Ho, Yu-Hao [1 ]
Chang, Chih-Ming [1 ]
Yang, Kai-Chieh [1 ]
Li, Ming-Ting [1 ]
Li, James Chien-Mo [1 ]
机构
[1] Natl Taiwan Univ, Lab Dependable Syst LaDS, Grad Inst Elect Engn, Taipei, Taiwan
来源
2018 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT) | 2018年
关键词
parallel ATPG; test compaction; TEST SETS; CIRCUITS; GENERATION; PATTERNS; QUALITY;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we proposed a novel test compaction algorithm, called Parallel Order Dynamic Test Compaction (P0DTC). We show that the order of secondary faults within a single test generation is important for test compaction. We launch parallel ATPG with different orders of secondary faults and choose the best test pattern with the largest number of detected faults. Experimental results show that our test length is 48% shorter than that of a highly compacted commercial ATPG. Our test length is the smallest among all previous work published so far. Our test length for N-detect test sets is at least 1/4 shorter than that of the commercial ATPG.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] A Distributed ATPG System Combining Test Compaction Based on Pure MaxSAT
    Chao, Zhiteng
    Wang, Senlin
    Tian, Pengyu
    Yuan, Shuwen
    Li, Huawei
    Ye, Jing
    Li, Xiaowei
    2023 IEEE 32ND ASIAN TEST SYMPOSIUM, ATS, 2023, : 13 - 18
  • [2] Dynamic Compaction in SAT-Based ATPG
    Czutro, Alexander
    Polian, Ilia
    Engelke, Piet
    Reddy, Sudhakar M.
    Becker, Bernd
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 187 - +
  • [3] Improved SAT-based ATPG: More Constraints, Better Compaction
    Eggersgluess, Stephan
    Wille, Robert
    Drechsler, Rolf
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 85 - 90
  • [4] A hybrid mode parallel ATPG algorithm
    Liu, PX
    Zeng, ZD
    Li, SK
    CAD/GRAPHICS '2001: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, VOLS 1 AND 2, 2001, : 599 - 602
  • [5] SAT-based ATPG for Zero-Aliasing Compaction
    Hulle, Robert
    Fiser, Petr
    Schmidt, Jan
    2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 307 - 314
  • [6] CPP-ATPG: A Circular Pipeline Processing Based Deterministic Parallel Test Pattern Generator
    Yeh, Kuen-Wei
    Huang, Jiun-Lang
    Wang, Laung-Terng
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (05): : 625 - 638
  • [7] CPP-ATPG: A Circular Pipeline Processing Based Deterministic Parallel Test Pattern Generator
    Kuen-Wei Yeh
    Jiun-Lang Huang
    Laung-Terng Wang
    Journal of Electronic Testing, 2016, 32 : 625 - 638
  • [8] Test Compaction by Test Removal Under Transparent Scan
    Pomeranz, Irith
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 496 - 500
  • [9] A Parallel ATPG Algorithm Based on Big Function Block
    Zhide Zeng Pengxia Liu School of Computer
    湖南大学学报(自然科学版), 2000, (S2) : 17 - 22
  • [10] Functional Compaction for Functional Test Sequences
    Pomeranz, Irith
    IEEE ACCESS, 2024, 12 : 98130 - 98140