Power and Performance Evaluation of Memory-Intensive Applications

被引:5
|
作者
Zhang, Kaiqiang [1 ]
Ou, Dongyang [1 ]
Jiang, Congfeng [1 ]
Qiu, Yeliang [1 ]
Yan, Longchuan [2 ]
机构
[1] Hangzhou Dianzi Univ, Sch Comp Sci & Technol, Hangzhou 310018, Peoples R China
[2] State Grid Corp China Ltd, Informat & Commun Corp, Beijing 100053, Peoples R China
基金
中国国家自然科学基金;
关键词
energy efficiency; memory system; memory-intensive computing; energy proportionality; IN-MEMORY; SYSTEM; QOS;
D O I
10.3390/en14144089
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In terms of power and energy consumption, DRAMs play a key role in a modern server system as well as processors. Although power-aware scheduling is based on the proportion of energy between DRAM and other components, when running memory-intensive applications, the energy consumption of the whole server system will be significantly affected by the non-energy proportion of DRAM. Furthermore, modern servers usually use NUMA architecture to replace the original SMP architecture to increase its memory bandwidth. It is of great significance to study the energy efficiency of these two different memory architectures. Therefore, in order to explore the power consumption characteristics of servers under memory-intensive workload, this paper evaluates the power consumption and performance of memory-intensive applications in different generations of real rack servers. Through analysis, we find that: (1) Workload intensity and concurrent execution threads affects server power consumption, but a fully utilized memory system may not necessarily bring good energy efficiency indicators. (2) Even if the memory system is not fully utilized, the memory capacity of each processor core has a significant impact on application performance and server power consumption. (3) When running memory-intensive applications, memory utilization is not always a good indicator of server power consumption. (4) The reasonable use of the NUMA architecture will improve the memory energy efficiency significantly. The experimental results show that reasonable use of NUMA architecture can improve memory efficiency by 16% compared with SMP architecture, while unreasonable use of NUMA architecture reduces memory efficiency by 13%. The findings we present in this paper provide useful insights and guidance for system designers and data center operators to help them in energy-efficiency-aware job scheduling and energy conservation.
引用
收藏
页数:20
相关论文
共 50 条
  • [1] Dyamond: Compact and Efficient 1T1C DRAM IMC Accelerator With Bit Column Addition for Memory-Intensive AI
    Hong, Seongyon
    Jo, Wooyoung
    Kim, Sangjin
    Kim, Sangyeob
    Um, Soyeon
    Sohn, Kyomin
    Yoo, Hoi-Jun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025, 60 (04) : 1299 - 1310
  • [2] Performance evaluation of an Organic Rankine Cycle (ORC) for power applications from low grade heat sources
    Penis, Bernardo
    Navarro-Esbri, Joaquin
    Moles, Francisco
    Collado, Roberto
    Mota-Babiloni, Adrian
    APPLIED THERMAL ENGINEERING, 2015, 75 : 763 - 769
  • [3] Performance Evaluation of Fuel Cell/Battery/Supercapacitor Hybrid Power Source for Vehicle Applications
    Thounthong, Phatiphat
    Sethakul, Panarit
    Rael, Stephane
    Davat, Bernard
    2009 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING, 2009, : 393 - +
  • [4] Improving memory system performance for multimedia applications
    Youn, Jonghee M.
    Cho, Doosan
    MULTIMEDIA TOOLS AND APPLICATIONS, 2017, 76 (04) : 5951 - 5963
  • [5] Improving memory system performance for multimedia applications
    Jonghee M. Youn
    Doosan Cho
    Multimedia Tools and Applications, 2017, 76 : 5951 - 5963
  • [6] A Performance Evaluation of In-Memory Databases Operations in Session Initiation Protocol
    Al-Allawee, Ali
    Lorenz, Pascal
    Abouaissa, Abdelhafid
    Abualhaj, Mosleh
    NETWORK, 2023, 3 (01): : 1 - 14
  • [7] Development and performance evaluation of sludge remover for intensive aquaculture
    Hossain, M. Ayub
    Sarker, Ashoke Kumar
    Amin, M. Nurul
    Hossain, M. Mokarrom
    Miah, M. Sumon
    AQUACULTURAL ENGINEERING, 2016, 74 : 62 - 69
  • [8] Evaluation of the Switching Performance of Si, SiC and GaN Power Transistors
    Frivaldsky, Michal
    Pipiska, Michal
    Sojka, Peter
    PROCEEDINGS OF THE 2019 23RD INTERNATIONAL CONFERENCE ELECTRONICS (ELECTRONICS 2019), 2019,
  • [9] Multi-port abstraction layer for FPGA intensive memory exploitation applications
    Vanegas, M.
    Tomasi, M.
    Diaz, J.
    Ros, E.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (09) : 442 - 451