BIST-based test and diagnosis of FPGA logic blocks

被引:70
作者
Abramovici, M [1 ]
Stroud, CE
机构
[1] Lucent Technol, Murray Hill, NJ 07974 USA
[2] Univ Kentucky, Dept Elect Engn, Lexington, KY 40506 USA
基金
美国国家科学基金会;
关键词
built-in self-test; fault-tolerance; FPGA diagnosis; FPGA testing; reconfigurable systems;
D O I
10.1109/92.920830
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a built-in self-test (BIST) approach able to detect and accurately diagnose all single and practically all multiple faulty programmable logic blocks (PLBs) in field programmable gate arrays (FPGAs) with maximum diagnostic resolution, Unlike conventional BIST, FPGA BIST does not involve any area overhead or performance degradation, We also identify and solve the problem of testing configuration multiplexers that was either ignored or incorrectly solved in most previous work. We introduce the first diagnosis method for multiple faulty PLBs; for any faulty PLB, we also identify its internal faulty modules or modes of operation. Our accurate diagnosis provides the basis for both failure analysis used for yield improvement and for any repair strategy used for fault-tolerance in reconfigurable systems. We present experimental results showing detection and identification of faulty PLBs in actual defective FPGAs, Our BIST architecture is easily scalable.
引用
收藏
页码:159 / 172
页数:14
相关论文
共 40 条
  • [11] A low cost approach for detecting, locating, and avoiding interconnect faults in FPGA-based reconfigurable systems
    Das, D
    Touba, NA
    [J]. TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 266 - 269
  • [12] EMMERT J, 2000, P 8 ANN IEEE S FIELD
  • [13] Enhanced BIST-based diagnosis of FPGAs via Boundary Scan access
    Hamilton, C
    Gibson, G
    Wijesuriya, S
    Stroud, C
    [J]. 17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 413 - 418
  • [14] Methodologies for tolerating cell and interconnect faults in FPGAs
    Hanchek, F
    Dutt, S
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (01) : 15 - 33
  • [15] HARRIS IG, 2000, P DES AUT C JUN
  • [16] Huang WK, 1998, IEEE T VLSI SYST, V6, P276, DOI 10.1109/92.678888
  • [17] An approach for detecting multiple faulty FPGA logic blocks
    Huang, WK
    Meyer, FJ
    Lombardi, F
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (01) : 48 - 54
  • [18] An approach for testing programmable/configurable field programmable gate arrays
    Huang, WK
    Lombardi, F
    [J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 450 - 455
  • [19] HUANG WK, 1997, P IEEE INT WORKSH ME
  • [20] *IEEE, 1990, P114911990 IEEE