A yield prediction model and cost of ownership for productivity enhancement beyond imec 5nm technology node

被引:2
|
作者
Tsai, Yi-Pei [1 ]
Chang, Yi-Han [1 ]
Wang, Jane [1 ]
Trivkovic, Darko [1 ]
Ronse, Kurt [1 ]
Kim, Ryoung-Han [1 ]
机构
[1] IMEC, Kapeldreef 75, Leuven, Belgium
来源
DTCO AND COMPUTATIONAL PATTERNING | 2022年 / 12052卷
关键词
Yield model; cost of ownership; productivity; turn-around-time (TAT); cycle time (CT); manufacturability;
D O I
10.1117/12.2617415
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In semiconductor manufacturing, yield and cost are important factors to predict and improve the productivity of manufactures. A yield prediction model and the corresponding cost of the ownership with advanced technology nodes beyond imec 5nm are proposed in this paper. In this study, the compact die yield data and the cost will be compared between imec 8nm, 7nm and 5nm technology nodes. With technology nodes scaling, the node-to-node scalability can be impacted by the process complexity, different number of layers, and chip size, etc. With proper process parameters, the yield per layer and the yield per chip can be extracted. In addition, the productivity and turn-around-time (TAT), also called cycle time (CT), can also be calculated based on yield and cost model with complex manufacturing process steps to improve the manufacturability and turnaround-time (TAT). The productivity can be easily evaluated by the yield prediction model since productivity and yield are inseparable in manufacturing. Based on the process assumption, the turn-around-time (TAT) can be precisely estimated by the result of the wafer process time including the time of each step provided by the imec database. As the scaling persists, growing complexity in semiconductor manufacturing gives rise to a concern on the yield and cost. We studied a yield model and the corresponding cost of the ownership for imec technology nodes to discuss their manufacturability. With technology nodes progression, the node-to-node scalability is shown to be impacted by the process complexity from the number of layers, patterning methods and chip size, etc. In addition, productivity and turn-aroundtime (TAT), also referred as the cycle time (CT), can also be estimated to be used as an important parameter to enhance productivity and optimize profitability in semiconductor manufacturing.
引用
收藏
页数:9
相关论文
共 39 条
  • [21] Impact of Line and Via Resistance on Device Performance at the 5nm Gate All Around Node and Beyond
    Lanzillo, Nicholas A.
    Motoyama, Koichi
    Hook, Terence
    Clevenger, Larry
    2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 70 - 72
  • [22] Design of a high performance CNFET 10T SRAM cell at 5nm technology node
    Yang, Zihao
    Yin, Minghui
    You, Yunxia
    Li, Zhiqiang
    Liu, Xin
    Zhang, Weihua
    IEICE ELECTRONICS EXPRESS, 2023, 20 (12):
  • [23] CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology
    Radamson, Henry H.
    Miao, Yuanhao
    Zhou, Ziwei
    Wu, Zhenhua
    Kong, Zhenzhen
    Gao, Jianfeng
    Yang, Hong
    Ren, Yuhui
    Zhang, Yongkui
    Shi, Jiangliu
    Xiang, Jinjuan
    Cui, Hushan
    Lu, Bin
    Li, Junjie
    Liu, Jinbiao
    Lin, Hongxiao
    Xu, Haoqing
    Li, Mengfan
    Cao, Jiaji
    He, Chuangqi
    Duan, Xiangyan
    Zhao, Xuewei
    Su, Jiale
    Du, Yong
    Yu, Jiahan
    Wu, Yuanyuan
    Jiang, Miao
    Liang, Di
    Li, Ben
    Dong, Yan
    Wang, Guilei
    NANOMATERIALS, 2024, 14 (10)
  • [24] High-density SOT-MRAM technology and design specifications for the embedded domain at 5nm node
    Gupta, M.
    Perumkunnil, M.
    Garello, K.
    Rao, S.
    Yasin, F.
    Kar, G. S.
    Furnemont, A.
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,
  • [25] Modeling EUVL Patterning Variability for Metal Layers in 5nm Technology Node and Its Effect on Electrical Resistance
    Gao, Weimin
    Blanco, Victor
    Philipsen, Vicky
    Kamohara, Itaru
    Saad, Yves
    Ciofi, Ivan
    Melvin, Lawrence S., III
    Hendrickx, Eric
    Wiaux, Vincent
    Kim, Ryoung Han
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY VIII, 2017, 10143
  • [26] Yield enhancement methodologies for 90nm technology and beyond - art. no. 615208
    Allgair, John
    Carey, Todd
    Dougan, James
    Etnyre, Tony
    Langdon, Nate
    Murray, Brooke
    Metrology, Inspection, and Process Control for Microlithography XX, Pts 1 and 2, 2006, 6152 : 15208 - 15208
  • [27] TCAD based performance analysis of junctionless cylindrical double gate all around FET up to 5nm technology node
    Hossain, N. M. Mahmud
    Quader, Sakib
    Siddik, Abu Bakar
    Chowdhury, Md. Iqbal Bahar
    2017 20TH INTERNATIONAL CONFERENCE OF COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2017,
  • [28] Novel Solutions to Enable Contact Resistivity <1E-9 Ω-cm2 for 5nm Node and Beyond
    Hung, Raymond
    Khaja, Fareen Adeni
    Hollar, Kelly E.
    Rao, K. V.
    Munnangi, Samuel
    Chen, Yongmei
    Okazaki, Motoya
    Huang, Yi-Chiau
    Li, Xuebin
    Chung, Hua
    Chan, Osbert
    Lazik, Christopher
    Jin, Miao
    Zhou, Hongwen
    Mayur, Abhilash
    Kim, Namsung
    Yieh, Ellie
    2018 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2018,
  • [29] Yield prediction techniques based on DFM rules and criticality for 65nm technology and beyond
    Kojima, Tsutomu
    Kyou, S.
    Murakami, H.
    Honda, K.
    Nakayama, T.
    Matsuoka, F.
    ISSM 2007: 2007 INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2007, : 128 - 131
  • [30] Multiphonon-Electron Coupling Enhanced Defect Generation and Breakdown Mechanism in MOL New Spacer Dielectrics for 7nm/5nm Technology Nodes and Beyond
    Wu, Ernest
    Southwick, Richard, III
    Mehta, Sanjay
    Li, Baozhen
    Wang, Miaomiao
    2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,