Modeling of the electrostatic coupling between nanocrystals of a disordered nanocrystal floating gate memory

被引:1
|
作者
Armeanu, Dumitru [1 ]
Leroy, Yann [1 ]
Cordan, Anne-Sophie [1 ]
机构
[1] Univ Strasbourg, InESS, CNRS, ENSPS,Pole API, F-67412 Illkirch Graffenstaden, France
关键词
SILICON NANOCRYSTALS; ROOM-TEMPERATURE; FLASH MEMORY; QUANTUM DOTS; SIMULATION;
D O I
10.1088/0957-4484/23/21/215203
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
This paper presents a realistic model that explicitly takes into account the electrostatic coupling between the nanocrystals of a disordered layer constituting the floating gate of a non-volatile memory. A statistical study of the neighborhood of a given nanocrystal is carried out, leading to the mean number of neighboring nanocrystals as a function of the radius of the central nanocrystal. We show that the empty neighborhood of every nanocrystal can be represented by an equivalent torus ring in the previous model of a single nanocrystal. Then the effects of charged nanocrystals are taken into account by an appropriate rigid shift of the energy levels of the central nanocrystal. The proposed model is validated by statistical comparisons with exact 3D computations, and the influence of the electrostatic coupling is analyzed and discussed.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] Nonplanar NiSi Nanocrystal Floating-Gate Memory Based on a Triangular-Shaped Si Nanowire Array for Extending Nanocrystal Memory Scaling Limit
    Ren, Jingjian
    Li, Bei
    Zheng, Jian-Guo
    Olmedo, Mario
    Zhou, Huimei
    Shi, Yi
    Liu, Jianlin
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (10) : 1390 - 1392
  • [32] Investigation of Proton and X-Ray Irradiation Effects on Nanocrystal and Floating Gate Memory Cell Arrays
    Wrachien, Nicola
    Cester, Andrea
    Portoerhese, Rosario
    Gerardi, Cosimo
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) : 3000 - 3008
  • [33] A novel, aerosol-nanocrystal floating-gate device for non-volatile memory applications
    De Blauwe, J
    Ostraat, M
    Green, ML
    Weber, G
    Sorsch, T
    Kerber, A
    Klemens, F
    Cirelli, R
    Ferry, E
    Grazul, JL
    Baumann, F
    Kim, Y
    Mansfield, W
    Bude, J
    Lee, JTC
    Hillenius, SJ
    Flagan, RC
    Atwater, HA
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 683 - 686
  • [34] Floating Gate Memory-based Monolayer MoS2 Transistor with Metal Nanocrystals Embedded in the Gate Dielectrics
    Wang, Jingli
    Zou, Xuming
    Xiao, Xiangheng
    Xu, Lei
    Wang, Chunlan
    Jiang, Changzhong
    Ho, Johnny C.
    Wang, Ti
    Li, Jinchai
    Liao, Lei
    SMALL, 2015, 11 (02) : 208 - 213
  • [35] Ge nanocrystals embedded in Hf-aluminate high-k gate dielectric for floating gate memory application
    Lee, PF
    Liu, WL
    Song, ZT
    Dai, JY
    MICRO- AND NANOTECHNOLOGY: MATERIALS, PROCESSES, PACKAGING, AND SYSTEMS II, 2005, 5650 : 150 - 155
  • [36] Improving the performance of floating gate phototransistor memory with perovskite nanocrystals embedded in fluorinated polyamic acids
    Wu, Wei-En
    Cao, You-Wei
    Hsu, Yu-Chih
    Lin, Yan-Cheng
    Yu, Yang-Yen
    NANOSCALE ADVANCES, 2025, 7 (07): : 2092 - 2104
  • [37] Carrier charging effect of V3Si nanocrystals floating gate memory structure
    Kim, Dongwook
    Lee, Dong Uk
    Lee, Hyo Jun
    Kim, Eun Kyu
    THIN SOLID FILMS, 2012, 521 : 94 - 97
  • [38] Extraction of the gate capacitance coupling coefficient in floating gate non-volatile memories: Statistical study of the effect of mismatching between floating gate memory and reference transistor in dummy cell extraction methods
    Rafhay, Quentin
    Beug, M. Florian
    Duane, Russell
    SOLID-STATE ELECTRONICS, 2007, 51 (04) : 585 - 592
  • [39] Unified random access memory (URAM) by integration of a nanocrystal floating gate for nonvolatile memory and a partially depleted floating body for capacitorless 1T-DRAM
    Ryu, Seong-Wan
    Han, Jin-Woo
    Kim, Chung-Jin
    Kim, Sungho
    Choi, Yang-Kyu
    SOLID-STATE ELECTRONICS, 2009, 53 (03) : 389 - 391
  • [40] Bias and W/L dependence of capacitive coupling coefficients in floating gate memory cells
    Larcher, L
    Pavan, P
    Albani, L
    Ghilardi, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (09) : 2081 - 2089