Design and Performance Evaluation of Hybrid Wired-Wireless Network on Chip Interconnect Architectures

The increasing number of cores in multicores systems-on-chip requires efficient communication infrastructure to satisfy energy and bandwidth requirements of gigascale processors. Hybrid wireless network on chip suffers from the issue of congestion due to availability of single wireless communication within subnet. Thus, the proposed architectureGlobal Link Architecture (GLA) provides solution by using wireless links and global links. Such architectures improve network throughput and reduce latency by using intelligent routers that balance traffic load. Low cost and efficient deadlock-free deterministic routing schemes GAWIXY for GLA has been proposed to handle congestion of a network and to improve network performance of hybrid wireless network on chip. The proposed architecture has been compared with hybrid wireless network on chip architecture to show its improved performance.