共 36 条
- [1] Abel A, 2014, INT SYM PERFORM ANAL, P141, DOI 10.1109/ISPASS.2014.6844475
- [2] Aho A.V., 2007, ADDISON WESLEY SERIE
- [3] [Anonymous], P 20 ANN INT S COMP
- [4] Combining Prefetch with Instruction Cache Locking in Multitasking Real-Time Systems [J]. 16TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2010), 2010, : 319 - 328
- [5] Scope-aware Data Cache Analysis for WCET Estimation [J]. 17TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2011), 2011, : 203 - 212
- [6] Improving the Performance of WCET Analysis in the Presence of Variable Latencies [J]. 21ST ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS (LCTES '20), 2020, : 119 - 130
- [7] Improving the first-miss computation in set-associative instruction caches [J]. ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 2008, : 341 - 350
- [8] Bonenfant A., 2008, P WORKSH RES AN
- [9] Exact analysis of the cache behavior of nested loops [J]. ACM SIGPLAN NOTICES, 2001, 36 (05) : 286 - 297
- [10] Unified Cache Modeling for WCET Analysis and Layout Optimizations [J]. 2009 30TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2009, : 47 - 56