Characterization of the shear test method with low melting point In-48Sn solder joints

被引:28
作者
Kim, JW [1 ]
Jung, SB [1 ]
机构
[1] Sungkyunkwan Univ, Dept Adv Mat Engn, Suwon 440746, South Korea
来源
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING | 2005年 / 397卷 / 1-2期
关键词
shear height; shear speed; finite element analysis; Pb-free solder; In-48Sn;
D O I
10.1016/j.msea.2005.02.040
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The ball shear tests were investigated in terms of effects of test parameters, i.e. shear height and shear speed, with an experimental and non-linear finite element analysis for evaluating the solder joint integrity of area array packages. A representative low melting point solder, In-48Sn, was examined in this work. The substrate was a common solder mask defined (SMD) type with solder bond pad openings of 460 mu m in diameter. The microstructural investigations were carried out using scanning electron microscopy (SEM), and the intermetallic compounds (IMCs) were identified with energy dispersive spectrometer (EDS) and electron probe micro analyzer (EPMA). Shear tests were conducted with the two varying test parameters. It could be observed that increasing shear height, at fixed shear speed, has the effect of decreasing shear force, while the shear force increased with increasing shear speed at fixed shear height. Too high shear height could cause some bad effects on the test results such as unexpected high standard deviation values or shear tip sliding from the solder ball surface. The low shear height conditions were favorable for screening the type of brittle interfacial fractures or the degraded layers in the interfaces. The sensitivity ofshear speed in In-48Sn solder is largely higher than those of Sn-based solders. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:145 / 152
页数:8
相关论文
共 24 条
[1]   Characterization of chip scale packaging materials [J].
Amagai, M .
MICROELECTRONICS RELIABILITY, 1999, 39 (09) :1365-1377
[2]   Improvements of solder ball shear strength of a wafer-level CSP using a novel Cu stud technology [J].
Chang, KC ;
Chiang, KN .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (02) :373-382
[3]   An overview of solder bump shape prediction algorithms with validations [J].
Chiang, KN ;
Yuan, CA .
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2001, 24 (02) :158-162
[4]  
Dieter G. E., 1988, MECH METALLURGY, P295
[5]  
Dieter G.M., 1988, MECH METALLURGY, P139
[6]   MICROSTRUCTURE AND CREEP OF EUTECTIC INDIUM TIN ON COPPER AND NICKEL SUBSTRATES [J].
FREER, JL ;
MORRIS, JW .
JOURNAL OF ELECTRONIC MATERIALS, 1992, 21 (06) :647-652
[7]  
GLAZER J, 1995, INT MATER REV, V40, P65, DOI 10.1179/095066095790151115
[8]   Reliability issues for flip-chip packages [J].
Ho, PS ;
Wang, GT ;
Ding, M ;
Zhao, JH ;
Dai, X .
MICROELECTRONICS RELIABILITY, 2004, 44 (05) :719-737
[9]   Studies of the mechanical and electrical properties of lead-free solder joints [J].
Kang, SK ;
Choi, WK ;
Yim, MJ ;
Shih, DY .
JOURNAL OF ELECTRONIC MATERIALS, 2002, 31 (11) :1292-1303
[10]   Reaction diffusion and formation of Cu11In9 and In27Ni10 phases in the couple of indium-substrates [J].
Kim, DG ;
Yoon, JW ;
Lee, CY ;
Jung, SB .
MATERIALS TRANSACTIONS, 2003, 44 (01) :72-77