Optimizing symbolic model checking for statecharts

被引:18
作者
Chan, W
Anderson, RJ
Beame, P
Jones, DH
Notkin, D
Warner, WE
机构
[1] Univ Washington, Dept Comp Sci & Engn, Seattle, WA 98195 USA
[2] Boeing Co, Seattle, WA 98124 USA
基金
美国国家科学基金会;
关键词
formal verification; symbolic model checking; binary decision diagrams; requirements specifications; statecharts; RSML; TCAS II; partitioned transition relation; automatic abstraction; fault tolerance; avionic systems;
D O I
10.1109/32.908961
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Symbolic model checking based on binary decision diagrams is a powerful formal verification technique for reactive systems. In this paper, we present various optimizations for improving the time and space efficiency of symbolic model checking for systems specified as statecharts. We used these techniques in our analyses of the models of a collision avoidance system and a fault-tolerant electrical power distribution (EPD) system, both used on commercial aircraft. The techniques together reduce the time and space requirements by orders of magnitude, making feasible some analysis that was previously intractable. We also elaborate on the results of verifying the EPD model. The analysis disclosed subtle modeling and logical flaws not found by simulation.
引用
收藏
页码:170 / 190
页数:21
相关论文
共 41 条
[1]  
Alur R, 1997, LECT NOTES COMPUT SC, V1254, P340
[2]  
[Anonymous], P IEEE INT C WORKSH
[3]  
BEER I, 1998, P 10 INT C COMP AID, P184
[4]   THE ESTEREL SYNCHRONOUS PROGRAMMING LANGUAGE - DESIGN, SEMANTICS, IMPLEMENTATION [J].
BERRY, G ;
GONTHIER, G .
SCIENCE OF COMPUTER PROGRAMMING, 1992, 19 (02) :87-152
[5]   Model Checking Complete Requirements Specifications Using Abstraction [J].
Bharadwaj R. ;
Heitmeyer C.L. .
Automated Software Engineering, 1999, 6 (1) :37-68
[6]  
BRITT JJ, 1994, P 9 ANN C COMP ASS C, P39
[7]   CHARACTERIZING FINITE KRIPKE STRUCTURES IN PROPOSITIONAL TEMPORAL LOGIC [J].
BROWNE, MC ;
CLARKE, EM ;
GRUMBERG, O .
THEORETICAL COMPUTER SCIENCE, 1988, 59 (1-2) :115-131
[8]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[9]   SYMBOLIC MODEL CHECKING - 1020 STATES AND BEYOND [J].
BURCH, JR ;
CLARKE, EM ;
MCMILLAN, KL ;
DILL, DL ;
HWANG, LJ .
INFORMATION AND COMPUTATION, 1992, 98 (02) :142-170
[10]   SYMBOLIC MODEL CHECKING FOR SEQUENTIAL-CIRCUIT VERIFICATION [J].
BURCH, JR ;
CLARKE, EM ;
LONG, DE ;
MCMILLAN, KL ;
DILL, DL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (04) :401-424