A millimeter-wave CMOS heterodyne receiver with on-chip LO and divider

被引：65

作者：

Razavi, Behzad ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2008年 / 43卷 / 02期

关键词：

current-domain circuits; Miller divider; mm-wave communication; nested inductors; polyphase filter; RF receivers; 60-GHz transceivers;

D O I：

10.1109/JSSC.2007.914300

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A heterodyne receiver performs frequency down-conversion in two steps to relax oscillator and divider speed requirements. The receiver incorporates new concepts such as a current-domain quadrature separation method, a broadband Miller divider based on a passive mixer, and an inductor nesting technique that significantly reduces the length of high-frequency interconnects. Fabricated in 90-nm CMOS technology, the circuit achieves a noise figure of 6.9 to 8.3 dB from 49 GHz to 53 GHz with a gain of 26 to 31.5 dB and I/Q mismatch of 1.6 dB/6.5 degrees.

引用

页码：477 / 485

页数：9

共 19 条

[1]

[Anonymous], P ISSCC FEB

[2]

Emami S, 2005, IEEE RAD FREQ INTEGR, P163

[3]

EMAMI S, 2007, ISSCC FEB, P190

[4]

Floyd B., 2006, IEEE INT SOL STAT CI, P184

[5]

Huang D., 2006, IEEE INT SOL STAT CI, P314

[6] A 40-GHz frequency divider in 0.18-μm CMOS technology [J].

Lee, J ;

Razavi, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (04) :594-601

[7] A 60-GHz CMOS receiver front-end [J].

Razavi, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (01) :17-22

[8] A 5.2-GHz CMOS receiver with 62-dB image rejection [J].

Razavi, B .

2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, :34-37

[9]

Razavi B, 1997, 1997 SYMPOSIUM ON VLSI CIRCUITS, P113, DOI 10.1109/VLSIC.1997.623833

[10]

RAZAVI B, 2007, IEEE INT SOL STAT CI, P188, DOI DOI 10.1109/ISSCC.2007.373357

← 1 2 →