Initial Frequency Preset Technique for Fast Locking Fractional-N PLL Synthesizers

被引:4
作者
Sohn, Jihoon [1 ]
Shin, Hyunchol [1 ]
机构
[1] Kwangwoon Univ, Dept Radio Sci & Engn, Seoul, South Korea
关键词
Lock time; initial frequency preset method; PLL; frequency synthesizer; CMOS;
D O I
10.5573/JSTS.2017.17.4.534
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a fast locking technique for a fractional-N PLL frequency synthesizer. The technique directly measures K-VCO on a chip, computes the VCO's target tuning voltage for a given target frequency, and directly sets the loop filter voltage to the target voltage before the PLL begins the normal closed-loop locking process. The closed-loop lock time is significantly minimized because the initial frequency of the VCO are put very close to the desired final target value. The proposed technique is realized and designed for a 4.3-5.3 GHz fractional-N synthesizer in 65 nm CMOS and successfully verified through extensive simulations. The lock time is less than 12.8 ms over the entire tuning range. Simulation verifications demonstrate that the proposed method is very effective in reducing the synthesizer lock time.
引用
收藏
页码:534 / 542
页数:9
相关论文
共 50 条
[31]   A Study of Self-Dithering for ΔΣ Fractional-N PLL [J].
Kato, Yuji ;
Ioka, Eri ;
Matsuya, Yasuyuki .
ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2015, 98 (01) :9-14
[32]   Design Considerations of High-Frequency-Reference Fractional-N PLL: Architecture and Nonidealities [J].
Yang, Dihang ;
Murphy, David ;
Darabi, Hooman ;
Behzad, Arya ;
Ruby, Richard ;
Parker, Reed .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2025,
[33]   A study of self-dithering for ΔΣ fractional-N PLL [J].
Kato, Yuji ;
Ioka, Eri ;
Matsuya, Yasuyuki .
Kato, Y., 1600, Institute of Electrical Engineers of Japan (133) :234-238
[34]   A Fast Settling Dual-Path Fractional-N PLL With Hybrid-Mode Dynamic Bandwidth Control [J].
Sun, Yuanfeng ;
Yu, Xueyi ;
Rhee, Woogeun ;
Wang, Dawn ;
Wang, Zhihua .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2010, 20 (08) :462-464
[35]   Analysis and Mitigation of Excess Phase Noise and Spurs in Digital-to-Time-Converter-Enhanced Fractional-N Frequency Synthesizers [J].
Wang, Xu ;
Kennedy, Michael Peter .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025, 72 (03) :1042-1055
[36]   A Design Method for Nested MASH-SQ Hybrid Divider Controllers for Fractional-N Frequency Synthesizers [J].
Mai, Dawei ;
Kennedy, Michael Peter .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) :3279-3290
[37]   Fast-Locking Phase-error Compensation Technique in PLL [J].
Lee, Bumsoo ;
Jung, Chan-Hui ;
Park, Se-Chun ;
Kim, Soo-Won .
2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, :1644-1646
[38]   The Implementation of In-band FM based on Fractional-N PLL [J].
Han, Yao ;
Qin, Kai-yu .
ENGINEERING SOLUTIONS FOR MANUFACTURING PROCESSES IV, PTS 1 AND 2, 2014, 889-890 :869-874
[39]   A NOVEL FRACTIONAL-N PLL ARCHITECTURE WITH HYBRID OF DCO AND VCO [J].
He, Chao ;
Kwasniewski, Tadeusz .
2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2012,
[40]   Spurs in Fractional-N Frequency Synthesizers Resulting From Resolution Mismatch Between the Divider Controller and the DTC: Manifestations, Analysis, and Mitigation [J].
Wang, Xu ;
Kennedy, Michael Peter .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2025, 72 (07) :2998-3011