Generalized Selective Harmonic Elimination Modulation for Transistor-Clamped H-Bridge Multilevel Inverter

被引:6
作者
Abd Halim, Wahidah [1 ,2 ,3 ]
Abd Rahim, Nasrudin [2 ]
Azri, Maaspaliza [1 ]
机构
[1] Univ Teknikal Malaysia Melaka, Fac Elect Engn, Dept Power Elect & Drives, Melaka, Malaysia
[2] Univ Malaya, UMPEDAC, Kuala Lumpur, Malaysia
[3] Univ Malaya, Fac Engn, Dept Elect Engn, Kuala Lumpur, Malaysia
关键词
Harmonic elimination; Multilevel inverter; Pulse-width modulation (PWM); Single-phase inverter; Total harmonic distortion (THD); OPTIMIZATION; CONVERTERS; SERIES;
D O I
10.6113/JPE.2015.15.4.964
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a simple approach for the selective harmonic elimination (SHE) of multilevel inverter based on the transistor-clamped H-bridge (TCHB) family. The SHE modulation is derived from the sinusoidal voltage-angle equal criteria corresponding to the optimized switching angles. The switching angles are computed offline by solving transcendental non-linear equations characterizing the harmonic contents using the Newton-Raphson method to produce an optimum stepped output. Simulation and experimental tests are conducted for verification of the analytical solutions. An Altera DE2 field-programmable gate array (FPGA) board is used as the digital controller device in order to verify the proposed SHE modulation in real-time applications. An analysis of the voltage total harmonic distortion (THD) has been obtained for multiple output voltage cases. In terms of the THD, the results showed that the higher the number of output levels, the lower the THD due to an increase number of harmonic orders being eliminated.
引用
收藏
页码:964 / 973
页数:10
相关论文
共 25 条
[1]   Transistor-Clamped H-Bridge Based Cascaded Multilevel Inverter With New Method of Capacitor Voltage Balancing [J].
Abd Rahim, Nasrudin ;
Elias, Mohamad Fathi Mohamad ;
Hew, Wooi Ping .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (08) :2943-2956
[2]  
Aghdam MGH, 2008, J POWER ELECTRON, V8, P171
[3]   Experimental Investigation of the Commutations of a 3L-ANPC Phase Leg Using 4.5-kV-5.5-kA IGCTs [J].
Andler, Daniel ;
Alvarez, Rodrigo ;
Bernet, Steffen ;
Rodriguez, Jose .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (11) :4820-4830
[4]   Open-Loop Control of Modular Multilevel Converters Using Estimation of Stored Energy [J].
Angquist, Lennart ;
Antonopoulos, Antonios ;
Siemaszko, Daniel ;
Ilves, Kalle ;
Vasiladiotis, Michail ;
Nee, Hans-Peter .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2011, 47 (06) :2516-2524
[5]   Improvement of Multilevel Inverters Topology Using Series and Parallel Connections of DC Voltage Sources [J].
Babaei, Ebrahim ;
Sheermohammadzadeh, Saeed ;
Sabahi, Mehran .
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2014, 39 (02) :1117-1127
[6]  
Calais M, 2001, IEEE POWER ELECTRON, P1351, DOI 10.1109/PESC.2001.954308
[7]   Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula [J].
Dahidah, Mohamed S. A. ;
Agelidis, Vassilios G. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (04) :1620-1630
[8]   Harmonic Distortion Optimization of Cascaded H-Bridge Inverters Considering Device Voltage Drops and Noninteger DC Voltage Ratios [J].
Diong, Bill ;
Sepahvand, Hossein ;
Corzine, Keith A. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (08) :3106-3114
[9]   Flying capacitor multilevel inverters and DTC motor drive applications [J].
Escalante, MF ;
Vannier, JC ;
Arzandé, A .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2002, 49 (04) :809-815
[10]   Capacitor voltage balancing using redundant states of space vector modulation for five-level diode clamped inverters [J].
Hotait, H. A. ;
Massoud, A. M. ;
Finney, S. J. ;
Williams, B. W. .
IET POWER ELECTRONICS, 2010, 3 (02) :292-313