Efficient In-Memory AES Encryption Implementation Using a General Memristive Logic: Surmounting the Data Movement Bottleneck.

被引：6

作者：

Ma, Mingyuan ^{[1
]}

Zhu, Yu ^{[1
]}

Zhu, Zhenhua ^{[1
]}

Yuan, Rui ^{[2
]}

Liu, Jialong ^{[1
]}

Xu, Liying ^{[2
]}

Yang, Yuchao ^{[2
]}

Wang, Yu ^{[1
]}

机构：

[1] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China

[2] Peking Univ, Sch Integrated Circuits, Beijing 100871, Peoples R China

来源：

IEEE NANOTECHNOLOGY MAGAZINE | 2022年 / 16卷 / 02期

基金：

国家重点研发计划; 中国国家自然科学基金;

关键词：

Nonvolatile memory; Encryption; Resistance; Phase change random access memory; Cryptography; Voltage; Table lookup; ENERGY;

D O I：

10.1109/MNANO.2022.3141514

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

Emerging nonvolatile main memory (NVMM) suffers from secure vulnerability due to its nonvolatility. To address this issue, existing methods tend to employ the encryption engine on the CPU side for encryption. However, this incurs large energy and latency overhead due to the massive data movement between the CPU and NVMM. On the other hand, popular encryption algorithms like the Advanced Encryption Standard (AES) usually involve massive bit-level parallelism. As a result, an emerging technology named logic-in-memory (LiM), which leverages the electrical characteristics of nonvolatile devices to enable efficient in-memory Boolean operations in parallel, is a promising solution to eliminating data movement overhead and enables faster and more energy-efficient encryption. © 2007-2011 IEEE.

引用

页码：24 / 38

页数：15

共 27 条

[1]

Angizi Shaahin, 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1109/DAC.2018.8465706

[2] Design and Evaluation of a Spintronic In-Memory Processing Platform for Nonvolatile Data Encryption [J].

Angizi, Shaahin ;

He, Zhezhi ;

Bagherzadeh, Nader ;

Fan, Deliang .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (09) :1788-1801

[3]

[Anonymous], 2015, Tech. Rep. CS2015-1011

[4] 'Memristive' switches enable 'stateful' logic operations via material implication [J].

Borghetti, Julien ;

Snider, Gregory S. ;

Kuekes, Philip J. ;

Yang, J. Joshua ;

Stewart, Duncan R. ;

Williams, R. Stanley .

NATURE, 2010, 464 (7290) :873-876

[5] An Offset-Tolerant Fast-Random-Read Current-Sampling-Based Sense Amplifier for Small-Cell-Current Nonvolatile Memory [J].

Chang, Meng-Fan ;

Shen, Shin-Jang ;

Liu, Chia-Chi ;

Wu, Che-Wei ;

Lin, Yu-Fan ;

King, Ya-Chin ;

Lin, Chorng-Jung ;

Liao, Hung-Jen ;

Chih, Yu-Der ;

Yamauchi, Hiroyuki .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (03) :864-877

[6]

Chen Wei-Hao, 2017, IEEE INT ELECT DEVIC

[7]

Chhabra S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P177, DOI 10.1145/2024723.2000086

[8]

Chown, 2002, 3268 AES RFC

[9] NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory [J].

Dong, Xiangyu ;

Xu, Cong ;

Xie, Yuan ;

Jouppi, Norman P. .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (07) :994-1007

[10]

Eberlein M, 2019, PROC EUR SOLID-STATE, P63, DOI 10.1109/LSSC.2019.2938140

← 1 2 3 →