Low-power low-voltage CMOS A/D sigma-delta modulator for bio-potential signals driven by a single-phase scheme

被引:19
作者
Goes, J [1 ]
Paulino, N
Pinto, H
Monteiro, R
Vaz, B
Garo, AS
机构
[1] Univ Nova Lisboa, FCT, Dept Elect Engn, P-2825114 Monte De Caparica, Portugal
[2] CRI, MESP Grp, P-2825114 Monte De Caparica, Portugal
关键词
charge injection; CMOS technology; low voltage; sigma-delta (Sigma Delta); switched capacitor (SC); switched opamp (SO);
D O I
10.1109/TCSI.2005.857552
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Since the 1970's, the analog switches in switched-capacitor (SC) circuits are operated by nonoverlapping bi-phase control signals (phi(1), phi(2)). The nonoverlapping of these two phases is essential for successful SC operation since, a capacitor inside an SC circuit can discharge if two switches, driven by phi(1) and phi(2), are turned on simultaneously. Moreover, since 1983, two additional phases are generally used in many SC circuits, which consist of advanced versions of phi(1) and phi(2). These two additional phases overcome the problem of signal-dependent charge injection. This paper presents a low-power and low-voltage analog-to-digital (A/D) interface module for biomedical applications. This module provides an A/D conversion based on a mixed clock-boosting/switched-opamp (CB/SO) second-order sigma-delta (EA) modulator, capable of interfacing with several different types electrical signals existing in the human body, only by re-programming the output digital filter. The proposed EA architecture employs a novel single-phase scheme technique, which improves the dynamic performance and highly reduces the clocking circuitry complexity, substrate noise and area. Simulated results demonstrate that the signal integrity can be preserved by exploring the gap between the high conductance region of pMOS and nMOS switches at low power-supply voltages and the fast clock transitions that exist in advanced CMOS technologies. The mixed CB/SO architecture together with the overall distortion reduction resulting from using the proposed single-phase scheme, result that the dynamic range of the modulator is pushed closer to the theoretical limit of an ideal second-order E A modulator.
引用
收藏
页码:2595 / 2604
页数:10
相关论文
共 10 条
[1]   A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter [J].
Abo, AM ;
Gray, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :599-606
[2]   AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR CMOS OPERATIONAL-AMPLIFIERS [J].
AHUJA, BK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :629-633
[3]  
BASCHIROTTO A, 1997, P INT SOL STAT CIRC, P58
[4]   A 1-V 10.7-MHz switched-opamp, bandpass ΣΔ modulator using double-sampling finite-gain-compensation technique [J].
Cheung, VSL ;
Luong, HC ;
Ki, WH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) :1215-1225
[5]  
Haigh D. G., 1983, P IEEE INT S CIRC SY, V2, P586
[6]   A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range [J].
Peluso, V ;
Vancorenland, P ;
Marques, AM ;
Steyaert, MSJ ;
Sansen, W .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1887-1897
[7]   A 0.7-V MOSFET-only switched-opamp ΣΔ modulator in standard digital CMOS technology [J].
Sauerbrey, J ;
Tille, T ;
Schmitt-Landsiedel, D ;
Thewes, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1662-1669
[8]  
STEYAERT M, 1993, ESSCIRC '93: NINETEENTH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS, P178
[9]   A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency [J].
Vaz, B ;
Goes, J ;
Paulino, N .
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :432-435
[10]  
WEBSTER J, 1998, MED INSTRUM, P258