Silicon-based tunneling field-effect transistor with elevated germanium source formed on (110) silicon substrate

被引:50
|
作者
Han, Genquan [1 ]
Guo, Pengfei [1 ]
Yang, Yue [1 ]
Zhan, Chunlei [1 ]
Zhou, Qian [1 ]
Yeo, Yee-Chia [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore
关键词
GE; PRESSURE; ALLOYS; GROWTH; BORON; GAAS; FET; SI;
D O I
10.1063/1.3579242
中图分类号
O59 [应用物理学];
学科分类号
摘要
Si-based tunneling field-effect transistors (TFETs) with elevated Ge source were fabricated on Si(110) substrate. The in situ B-doped Ge (Ge:B) source grown on Si(110) has a substitutional B concentration up to 7.8 X 10(20) cm(-3), that is more than one order of magnitude higher than that in Ge grown on Si(100) under the same growth conditions. Ge:B epitaxy on (110) and (100) Si is discussed. The TFET with elevated Ge source formed on Si(110) has a subthreshold swing of 85 mV/decade, which is a substantial improvement over that of the control TFET formed on Si(100). This is attributed to the high B doping concentration in the Ge: B(110) source as well as the band gap narrowing effect. (C) 2011 American Institute of Physics. [doi:10.1063/1.3579242]
引用
收藏
页数:3
相关论文
共 50 条
  • [1] A Silicon Nanowire Ferroelectric Field-Effect Transistor
    Sessi, Violetta
    Simon, Maik
    Mulaosmanovic, Halid
    Pohl, Darius
    Loeffler, Markus
    Mauersberger, Tom
    Fengler, Franz P. G.
    Mittmann, Terence
    Richter, Claudia
    Slesazeck, Stefan
    Mikolajick, Thomas
    Weber, Walter M.
    ADVANCED ELECTRONIC MATERIALS, 2020, 6 (04):
  • [2] Silicon Tunneling Field-Effect Transistors With Tunneling in Line With the Gate Field
    Fischer, Inga A.
    Bakibillah, A. S. M.
    Golve, Murali
    Haehnel, Daniel
    Isemann, Heike
    Kottantharayil, Anil
    Oehme, Michael
    Schulze, Joerg
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 154 - 156
  • [3] A silicon-based dual-material double-gate tunnel field-effect transistor with optimized performance
    Noor, Samantha Lubaba
    Safa, Samia
    Khan, Md. Ziaur Rahman
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (06)
  • [4] Impact of a Spacer-Drain Overlap on the Characteristics of a Silicon Tunnel Field-Effect Transistor Based on Vertical Tunneling
    Mallik, Abhijit
    Chattopadhyay, Avik
    Guin, Shilpi
    Karmakar, Anupam
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 935 - 943
  • [5] Comparative Study of Analog Parameters for Various Silicon-Based Tunnel Field-Effect Transistors
    Sreevani, Alluru
    Swarnakar, Sandip
    Krishna, Sabbi Vamshi
    SILICON, 2022, 14 (15) : 9223 - 9235
  • [6] Two-dimensional threshold voltage model of a nanoscale silicon-on-insulator tunneling field-effect transistor
    Li Yu-Chen
    Zhang He-Ming
    Zhang Yu-Ming
    Hu Hui-Yong
    Wang Bin
    Lou Yong-Le
    Zhou Chun-Yu
    CHINESE PHYSICS B, 2013, 22 (03)
  • [7] Silicon Nanowire Tunneling Field-Effect Transistor Arrays: Improving Subthreshold Performance Using Excimer Laser Annealing
    Smith, Joshua T.
    Sandow, Christian
    Das, Saptarshi
    Minamisawa, Renato A.
    Mantl, Siegfried
    Appenzeller, Joerg
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) : 1822 - 1829
  • [8] Structural Process Variation on Silicon Nanotube Tunnel Field-Effect Transistor
    Rajendiran, P.
    Nisha Justeena, A.
    SILICON, 2023, 15 (16) : 7149 - 7156
  • [9] Silicon nanowire-based tunneling field-effect transistors on flexible plastic substrates
    Lee, Myeongwon
    Koo, Jamin
    Chung, Eun-Ae
    Jeong, Dong-Young
    Koo, Yong-Seo
    Kim, Sangsig
    NANOTECHNOLOGY, 2009, 20 (45)
  • [10] Core-shell homojunction silicon vertical nanowire tunneling field-effect transistors
    Yoon, Jun-Sik
    Kim, Kihyun
    Baek, Chang-Ki
    SCIENTIFIC REPORTS, 2017, 7