Performance space modeling for hierarchical synthesis of analog integrated circuits

被引：0

作者：

Gielen, G ^{[1
]}

McConaghy, T ^{[1
]}

Eeckelaert, T ^{[1
]}

机构：

[1] Katholieke Univ Leuven, ESAT MICAS, B-3001 Louvain, Belgium

来源：

42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005 | 2005年

关键词：

hierarchical synthesis;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Automated analog sizing is becoming an unavoidable solution for increasing analog design productivity. The complexity of typical analog SoC subsystems however calls for efficient methods that can handle design hierarchy, in terms of both performance estimation and hierarchical design optimization method. This paper discusses and compares recent developments in this area, with special emphasis on automated modeling and on multi-objective bottom-up hierarchical design.

引用

页码：881 / 886

页数：6

共 48 条

[1]

Agarwal A, 2004, DES AUT CON, P145

[2] An evolutionary approach to automatic synthesis of high-performance analog integrated circuits [J].

Alpaydin, G ;

Balkir, S ;

Dündar, G .

IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2003, 7 (03) :240-252

[3]

ANTREICH P, 2000, P CUST INT CIRC C

[4]

*CAD, 2005, NEOC PROD

[5]

*CAD, 2005, ULTR PROD

[6]

CHANG H, 1997, TOP DOWN CONSTRAINT

[7]

Cohn J.M., 1994, ANALOG DEVICE LEVEL, V1st, DOI DOI 10.1007/978-1-4615-2756-5#ABOUT

[8] Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits [J].

Daems, W ;

Gielen, G ;

Sansen, W .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (05) :517-534

[9]

De Bernardinis F, 2003, DES AUT CON, P964

[10]

De Smedt B, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P256

← 1 2 3 4 5 →