On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals

被引：7

作者：

Zhang, Ling ^{[1
]}

Zhang, Yulei ^{[2
]}

Chen, Hongyu

Yao, Bo ^{[3
]}

Hamilton, Kevin ^{[2
]}

Cheng, Chung-Kuan ^{[1
]}

机构：

[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92037 USA

[2] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92037 USA

[3] Mentor Graph Corp, Wilsonville, OR 97070 USA

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2011年 / 19卷 / 03期

基金：

美国国家科学基金会;

关键词：

Analysis; energy-delay optimization; high speed; interconnect; low power;

D O I：

10.1109/TVLSI.2009.2035322

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

As semiconductor process technology scales down, interconnect planning presents ever-greater challenges to designers. In this paper, we analyze, evaluate, and compare various metrics with optimized wire configurations in the contexts of different design criteria: delay minimization, delay-power minimization, and delay(2)-power minimization. We show how various design criteria influence the configuration, performance, and power consumption of repeated wires.

引用

页码：520 / 524

页数：6

共 21 条

[1] Design Optimization for AC Coupled On-chip Global Interconnect
Liang, Lianfei
Wang, Qin
He, Weifeng
Zeng, Xiaoyang
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1521 - 1523
[2] Optimization of On-Chip Interconnect Signaling for Low Energy and High Performance
Chen, Ge
Nooshabadi, Saeid
JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 30 - 38
[3] Design optimization for capacitive-resistively driven on-chip global interconnect
Jiang, Jianfei
He, Weifeng
Wei, Jizeng
Wang, Qin
Mao, Zhigang
IEICE ELECTRONICS EXPRESS, 2015, 12 (08): : 1 - 12
[4] A comparative analysis of a distributed on-chip RLC interconnect model under ramp excitation
Coulibaly, LM
Kadim, HJ
EUROCON 2005: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOL 1 AND 2 , PROCEEDINGS, 2005, : 519 - 522
[5] A Pre-emphasis Circuit Design for High Speed On-Chip Global Interconnect
Jiang, Jian-Fei
Sheng, Wei-Guang
Mao, Zhi-gang
He, Wei-feng
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
[6] Compact Performance Models and Comparisons for Gigascale On-Chip Global Interconnect Technologies
Koo, Kyung-Hoae
Kapur, Pawan
Saraswat, Krishna C.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (09) : 1787 - 1798
[7] A Novel Method for Delay Analysis of CMOS Inverter with On-Chip RLC Interconnect Load
Maheshwari, Vikas
Mazumdar, S.
Kar, R.
Mandal, D.
Bhattacharjee, A. K.
2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
[8] Novel Subthreshold Modelling of Advanced On-Chip Graphene Interconnect Using Numerical Method Analysis
Patel, Nikita R.
Agrawal, Yash
Parekh, Rutu
IETE JOURNAL OF RESEARCH, 2021, 67 (01) : 98 - 107
[9] On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices
Goren, D
Zelikson, M
Gordin, R
Wagner, IA
Barger, A
Amir, A
Livshitz, B
Sherman, A
Tretiakov, Y
Groves, R
Park, J
Jordan, D
Strang, S
Singh, R
Dickey, C
Harame, D
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 724 - 727
[10] Impact of On-Chip Interconnect on the Performance of 3-D Integrated Circuits With Through-Silicon Vias: Part II
Zhang, Xuchen
Kumar, Vachan
Oh, Hanju
Zheng, Li
May, Gary S.
Naeemi, Azad
Bakir, Muhannad S.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (06) : 2510 - 2516

← 1 2 3 →