BDD-based synthesis of extended burst-mode controllers

被引:2
作者
Yun, KY [1 ]
Lin, B
Dill, DL
Devadas, S
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[2] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA
[3] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
asynchronous; binary decision diagram synthesis; extend burst mode;
D O I
10.1109/43.720315
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We examine the implications of a new hazard-free combinational logic synthesis method [1], which generates multiplexor-based networks from binary decision diagrams (BDD's)-representations of logic functions factored recursively with respect to input variables-on extended burst-mode asynchronous synthesis, First, this method guarantees that there exists a hazard-free BDD-based implementation for every legal extended burst-mode specification. Second, it reduces the constraints on state minimization and assignment, which reduces the number of additional state variables required in many cases. Third, in cases where conditional signals are sampled, it eliminates the need for state variable changes preceding output changes, which reduces overall input-to-output latency, Last, we describe a circuit that exemplifies how the BDD variable ordering affects the path delay.
引用
收藏
页码:782 / 792
页数:11
相关论文
共 30 条
[11]   SYNTHESIS OF HAZARD-FREE ASYNCHRONOUS CIRCUITS WITH BOUNDED WIRE DELAYS [J].
LAVAGNO, L ;
KEUTZER, K ;
SANGIOVANNIVINCENTELLI, AL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) :61-86
[12]   SYNTHESIS OF HAZARD-FREE MULTILEVEL LOGIC UNDER MULTIPLE-INPUT CHANGES FROM BINARY DECISION DIAGRAMS [J].
LIN, B ;
DEVADAS, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) :974-985
[13]   DESIGNING AN ASYNCHRONOUS COMMUNICATIONS CHIP [J].
MARSHALL, A ;
COATES, B ;
SIEGEL, P .
IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (02) :8-21
[14]  
MURGAI R, 1996, LOGIC SYNTHESIS FIEL
[15]  
Myers C. J., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P106, DOI 10.1109/92.238425
[16]  
Nowick S. M., 1993, THESIS STANFORD U
[17]  
NOWICK SM, 1994, PR IEEE COMP DESIGN, P434, DOI 10.1109/ICCD.1994.331945
[18]   Externally hazard-free implementations of asynchronous control circuits [J].
Sawasaki, MH ;
Ykman-Couvreur, C ;
Lin, B .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (08) :835-848
[19]   THE COUNTERFLOW PIPELINE PROCESSOR ARCHITECTURE [J].
SPROULL, RF ;
SUTHERLAND, IE ;
MOLNAR, CE .
IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (03) :48-59
[20]  
SUTHERLAND IE, 1994, COMMUNICATION