BDD-based synthesis of extended burst-mode controllers

被引:2
作者
Yun, KY [1 ]
Lin, B
Dill, DL
Devadas, S
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[2] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA
[3] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
asynchronous; binary decision diagram synthesis; extend burst mode;
D O I
10.1109/43.720315
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We examine the implications of a new hazard-free combinational logic synthesis method [1], which generates multiplexor-based networks from binary decision diagrams (BDD's)-representations of logic functions factored recursively with respect to input variables-on extended burst-mode asynchronous synthesis, First, this method guarantees that there exists a hazard-free BDD-based implementation for every legal extended burst-mode specification. Second, it reduces the constraints on state minimization and assignment, which reduces the number of additional state variables required in many cases. Third, in cases where conditional signals are sampled, it eliminates the need for state variable changes preceding output changes, which reduces overall input-to-output latency, Last, we describe a circuit that exemplifies how the BDD variable ordering affects the path delay.
引用
收藏
页码:782 / 792
页数:11
相关论文
共 30 条
[1]   GATE-DELAY-FAULT TESTABILITY PROPERTIES OF MULTIPLEXOR-BASED NETWORKS [J].
ASHAR, P ;
DEVADAS, S ;
KEUTZER, K .
FORMAL METHODS IN SYSTEM DESIGN, 1993, 2 (01) :93-112
[2]  
BEEREL P, 1994, THESIS STANFORD U ST
[3]   Optimizing average-case delay in technology mapping of burst-mode circuits [J].
Beerel, PA ;
Yun, KY ;
Chou, WC .
SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, :244-260
[4]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[5]  
CHU TA, 1987, THESIS MIT LAB COMPU
[6]   THE POST-OFFICE EXPERIENCE - DESIGNING A LARGE ASYNCHRONOUS CHIP [J].
COATES, B ;
DAVIS, A ;
STEVENS, K .
INTEGRATION-THE VLSI JOURNAL, 1993, 15 (03) :341-366
[7]  
Cortadella J, 1997, IEICE T INF SYST, VE80D, P315
[8]  
FUHRER RM, 1995, P INT C COMP AID DES, P604
[9]   AMULET2e: An asynchronous embedded controller [J].
Furber, SB ;
Garside, JD ;
Temple, S ;
Liu, J ;
Day, P ;
Paver, NC .
THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, :290-299
[10]   Average-case optimized transistor-level technology mapping of extended burst-mode circuits [J].
James, KW ;
Yun, KY .
ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, :70-79