共 50 条
- [41] A Practical Hardware Design for the Keypoint Detection in the SIFT Algorithm with a Reduced Memory Requirement 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 770 - 773
- [42] Dataflow and Hardware Design for The Sharing of Feature Maps 2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 175 - 176
- [43] A Parallel Hardware Architecture for Scale Invariant Feature Transform (SIFT) 2014 INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS (ICMCS), 2014, : 295 - 300
- [44] Feature Deduction and Ensemble Design of Parallel Neural Networks for Intrusion Detection System INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (08): : 259 - 267
- [46] New parallel programming techniques for hardware design VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 163 - 167
- [47] Hardware design in statement level parallel processing PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 317 - 320