Parallel and Pipelining design of SLAM Feature Detection Algorithm in Hardware

被引:0
作者
Liu, Yunjie [1 ]
Wu, Xiaofeng [1 ]
机构
[1] Univ Sydney, Sch Aerosp Mech & Mechatron, Sydney, NSW, Australia
来源
PROCEEDINGS OF THE 2021 IEEE 16TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2021) | 2021年
关键词
pipelining; SLAM; SURF; FPGA; floating-point arithmetic; SIMULTANEOUS LOCALIZATION; IMAGE;
D O I
10.1109/ICIEA51954.2021.9516430
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Simultaneous Localization and Mapping (SLAM) is a system used to achieve autonomous positioning and navigation. Feature detection is an important part of a SLAM system as fast and robust image matching is required for the task. A typical feature detection algorithm called Speeded-Up Robust Features (SURF) is used in a robot SLAM system with Moving Object Detection (MOD). This paper describes a modified feature detection algorithm based on Field Programmable Gate Array (FPGA) hardware. The paper focuses on implementing the software algorithm on a hardware platform. The advantage of the parallel and pipelining design of FPGA is fully applied to highly improve the performance and efficiency of the system. By using the FPGA hardware platform, the algorithm can also be implemented easily in an FPGA-based SLAM system afterward to finally use for System-On-Chip (SoC) applications.
引用
收藏
页码:1388 / 1393
页数:6
相关论文
共 50 条
  • [41] Hardware acceleration of the SED algorithm for Biomolecular activity prediction Biomolecular activity algorithm (SED) uses FPGA parallel programmability to achieve hardware acceleration
    Kang, Zhengdong
    PROCEEDINGS OF 2023 4TH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL INTELLIGENCE FOR MEDICINE SCIENCE, ISAIMS 2023, 2023, : 1136 - 1140
  • [42] An Intrusion Detection Algorithm and Its Hardware Acceleration for CAN in Vehicles
    Xu H.
    Wu D.
    Lu J.
    Li R.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (12): : 2783 - 2796
  • [43] Hardware Acceleration of the Tracking Learning Detection (TLD) Algorithm on FPGA
    Abdali, El Mehdi
    Hanniche, Abderrahmane Walid
    Pelcat, Maxime
    Diguet, Jean-Philippe
    Berry, Francois
    11TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC 2017), 2017, : 180 - 185
  • [44] Implementation of an Edge Detection Algorithm using FPGA Reconfigurable Hardware
    Abed, Sa'ed
    JOURNAL OF ENGINEERING RESEARCH, 2020, 8 (01): : 179 - 197
  • [45] An efficient memory allocation algorithm and hardware design with VHDL synthesis
    Karabiber, F.
    Sertbas, A.
    Ozdemir, S.
    Cam, H.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (02) : 125 - 138
  • [46] Design of Hough transform hardware accelerator for Lane detection
    Jeong, Hyo-Kyun
    Jeong, Yong-Jin
    2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
  • [47] Design and hardware implementation of modified Rife algorithm for FMCW LiDAR
    Ye M.
    Liu H.
    Zhao Y.
    Sun Z.
    Hu B.
    Hongwai yu Jiguang Gongcheng/Infrared and Laser Engineering, 2022, 51 (12):
  • [48] Optimization of High Speed Pipelining in FPGA-based FIR Filter Design using Genetic Algorithm
    Meyer-Baese, Uwe
    Botella, Guillermo
    Romero, David E. T.
    Kumm, Martin
    INDEPENDENT COMPONENT ANALYSES, COMPRESSIVE SAMPLING, WAVELETS, NEURAL NET, BIOSYSTEMS, AND NANOENGINEERING X, 2012, 8401
  • [49] A NOVEL APPROACH OF AN FPGA DESIGN TO IMPROVE MONOCULAR SLAM FEATURE STATE COVARIANCE MATRIX COMPUTATION
    Idris, Mohd Yamani Idna
    Arof, Hamzah
    Noor, Noorzaily Mohamed
    Tamil, Emran Mohd
    Razak, Zaidi
    Wahid, Ainuddin
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (3A): : 1987 - 2000
  • [50] An FPGA-based Hardware Accelerator of RANSAC Algorithm for Matching of Images Feature Points
    Zhao, Ziwei
    Wang, Fei
    Ni, Qi
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,