共 50 条
- [41] Hardware acceleration of the SED algorithm for Biomolecular activity prediction Biomolecular activity algorithm (SED) uses FPGA parallel programmability to achieve hardware acceleration PROCEEDINGS OF 2023 4TH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL INTELLIGENCE FOR MEDICINE SCIENCE, ISAIMS 2023, 2023, : 1136 - 1140
- [42] An Intrusion Detection Algorithm and Its Hardware Acceleration for CAN in Vehicles Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (12): : 2783 - 2796
- [43] Hardware Acceleration of the Tracking Learning Detection (TLD) Algorithm on FPGA 11TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS (ICDSC 2017), 2017, : 180 - 185
- [44] Implementation of an Edge Detection Algorithm using FPGA Reconfigurable Hardware JOURNAL OF ENGINEERING RESEARCH, 2020, 8 (01): : 179 - 197
- [46] Design of Hough transform hardware accelerator for Lane detection 2013 IEEE INTERNATIONAL CONFERENCE OF IEEE REGION 10 (TENCON), 2013,
- [47] Design and hardware implementation of modified Rife algorithm for FMCW LiDAR Hongwai yu Jiguang Gongcheng/Infrared and Laser Engineering, 2022, 51 (12):
- [48] Optimization of High Speed Pipelining in FPGA-based FIR Filter Design using Genetic Algorithm INDEPENDENT COMPONENT ANALYSES, COMPRESSIVE SAMPLING, WAVELETS, NEURAL NET, BIOSYSTEMS, AND NANOENGINEERING X, 2012, 8401
- [49] A NOVEL APPROACH OF AN FPGA DESIGN TO IMPROVE MONOCULAR SLAM FEATURE STATE COVARIANCE MATRIX COMPUTATION INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (3A): : 1987 - 2000
- [50] An FPGA-based Hardware Accelerator of RANSAC Algorithm for Matching of Images Feature Points 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,