Parallel and Pipelining design of SLAM Feature Detection Algorithm in Hardware

被引:0
|
作者
Liu, Yunjie [1 ]
Wu, Xiaofeng [1 ]
机构
[1] Univ Sydney, Sch Aerosp Mech & Mechatron, Sydney, NSW, Australia
关键词
pipelining; SLAM; SURF; FPGA; floating-point arithmetic; SIMULTANEOUS LOCALIZATION; IMAGE;
D O I
10.1109/ICIEA51954.2021.9516430
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Simultaneous Localization and Mapping (SLAM) is a system used to achieve autonomous positioning and navigation. Feature detection is an important part of a SLAM system as fast and robust image matching is required for the task. A typical feature detection algorithm called Speeded-Up Robust Features (SURF) is used in a robot SLAM system with Moving Object Detection (MOD). This paper describes a modified feature detection algorithm based on Field Programmable Gate Array (FPGA) hardware. The paper focuses on implementing the software algorithm on a hardware platform. The advantage of the parallel and pipelining design of FPGA is fully applied to highly improve the performance and efficiency of the system. By using the FPGA hardware platform, the algorithm can also be implemented easily in an FPGA-based SLAM system afterward to finally use for System-On-Chip (SoC) applications.
引用
收藏
页码:1388 / 1393
页数:6
相关论文
共 50 条
  • [41] A Practical Hardware Design for the Keypoint Detection in the SIFT Algorithm with a Reduced Memory Requirement
    Kim, Eung Sup
    Lee, Hyuk-Jae
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 770 - 773
  • [42] Dataflow and Hardware Design for The Sharing of Feature Maps
    Chiu, De-Yang
    Huang, Shih-Hsu
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 175 - 176
  • [43] A Parallel Hardware Architecture for Scale Invariant Feature Transform (SIFT)
    Qasaimeh, Murad
    Sagahyroon, Assim
    Shanableh, Tamer
    2014 INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS (ICMCS), 2014, : 295 - 300
  • [44] Feature Deduction and Ensemble Design of Parallel Neural Networks for Intrusion Detection System
    Burney, Syed Muhammad Aqil
    Khan, M. Sadiq Ali
    Jilani, Tahseen A.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2010, 10 (08): : 259 - 267
  • [45] Hardware architecture of a parallel system for lane detection
    Pankiewicz, Pawel
    Powiertowski, Wojciech
    Roszak, Grzegorz
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2008, 54 (04) : 547 - 560
  • [46] New parallel programming techniques for hardware design
    Singh, Satnam
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 163 - 167
  • [47] Hardware design in statement level parallel processing
    Shimoo, K
    Yamawaki, A
    Iwane, M
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 317 - 320
  • [48] Parallel digital neural hardware for controller design
    Inst for Microelectronics Stuttgart, Stuttgart, Germany
    Math Comput Simul, 1-2 (149-160):
  • [49] A FEATURE SELECTION ALGORITHM DESIGN AND ITS IMPLEMENTATION IN INTRUSION DETECTION SYSTEM
    杨向荣
    沈钧毅
    Academic Journal of Xi'an Jiaotong University, 2003, (02) : 134 - 138
  • [50] Parallel digital neural hardware for controller design
    Neusser, S
    Hofflinger, B
    MATHEMATICS AND COMPUTERS IN SIMULATION, 1996, 41 (1-2) : 149 - 160