Parallel and Pipelining design of SLAM Feature Detection Algorithm in Hardware

被引:0
|
作者
Liu, Yunjie [1 ]
Wu, Xiaofeng [1 ]
机构
[1] Univ Sydney, Sch Aerosp Mech & Mechatron, Sydney, NSW, Australia
关键词
pipelining; SLAM; SURF; FPGA; floating-point arithmetic; SIMULTANEOUS LOCALIZATION; IMAGE;
D O I
10.1109/ICIEA51954.2021.9516430
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Simultaneous Localization and Mapping (SLAM) is a system used to achieve autonomous positioning and navigation. Feature detection is an important part of a SLAM system as fast and robust image matching is required for the task. A typical feature detection algorithm called Speeded-Up Robust Features (SURF) is used in a robot SLAM system with Moving Object Detection (MOD). This paper describes a modified feature detection algorithm based on Field Programmable Gate Array (FPGA) hardware. The paper focuses on implementing the software algorithm on a hardware platform. The advantage of the parallel and pipelining design of FPGA is fully applied to highly improve the performance and efficiency of the system. By using the FPGA hardware platform, the algorithm can also be implemented easily in an FPGA-based SLAM system afterward to finally use for System-On-Chip (SoC) applications.
引用
收藏
页码:1388 / 1393
页数:6
相关论文
共 50 条
  • [31] HARDWARE IMPLEMENTATION OF A PARALLEL NOISE CLEARING ALGORITHM
    ATIQUZZAMAN, M
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (02): : 119 - 128
  • [32] Parallel algorithm for hardware implementation of inverse halftoning
    Siddiqi, UF
    Sait, SM
    Farooqui, AA
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2377 - 2380
  • [34] Automatic Parallel Pattern Detection in the Algorithm Structure Design Space
    Huda, Zia Ul
    Atre, Rohit
    Jannesari, Ali
    Wolf, Felix
    2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2016), 2016, : 43 - 52
  • [35] A design of a parallel network anomaly detection algorithm based on classification
    Ashok Kumar D.
    Venugopalan S.R.
    International Journal of Information Technology, 2022, 14 (4) : 2079 - 2092
  • [36] A Visual SLAM Algorithm Based on Dynamic Feature Point Filtering
    Kang, Sen
    Gao, Yang
    Li, Kunpeng
    Cao, Wangxin
    2021 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS (IEEE-ROBIO 2021), 2021, : 1968 - 1973
  • [37] A Hardware Design of ZUC-256 Stream Cipher of Pipelining Structure with High Throughput
    Liu Y.-T.
    Shen Z.-S.
    Fang S.
    Wang Y.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (02): : 438 - 445
  • [38] A Real-Time and High Precision Hardware Implementation of RANSAC Algorithm for Visual SLAM Achieving Mismatched Feature Point Pair Elimination
    He, Wenzheng
    Lu, Zikuo
    Liu, Xin
    Xu, Ziwei
    Zhang, Jingshuo
    Yang, Chen
    Geng, Li
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (11) : 5102 - 5114
  • [39] COMBINED HARDWARE SELECTION AND PIPELINING IN HIGH-PERFORMANCE DATA-PATH DESIGN
    NOTE, S
    CATTHOOR, F
    GOOSSENS, G
    DEMAN, HJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (04) : 413 - 423
  • [40] A Feature Extraction Method for Hardware Trojans Detection
    Zhao Zhixun
    Ni Lin
    Li Shaoqing
    Shi Yubo
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON AUTOMATION, MECHANICAL CONTROL AND COMPUTATIONAL ENGINEERING, 2015, 124 : 1726 - 1731